欢迎访问ic37.com |
会员登录 免费注册
发布采购

LF398N 参数 Datasheet PDF下载

LF398N图片预览
型号: LF398N
PDF下载: 下载PDF文件 查看货源
内容描述: 单片采样保持电路 [Monolithic Sample-and-Hold Circuits]
分类和应用: 采样保持电路
文件页数/大小: 13 页 / 523 K
品牌: NSC [ NATIONAL SEMICONDUCTOR ]
 浏览型号LF398N的Datasheet PDF文件第2页浏览型号LF398N的Datasheet PDF文件第3页浏览型号LF398N的Datasheet PDF文件第4页浏览型号LF398N的Datasheet PDF文件第5页浏览型号LF398N的Datasheet PDF文件第6页浏览型号LF398N的Datasheet PDF文件第7页浏览型号LF398N的Datasheet PDF文件第8页浏览型号LF398N的Datasheet PDF文件第9页  
LF198/LF298/LF398, LF198A/LF398A Monolithic Sample-and-Hold Circuits
July 2000
LF198/LF298/LF398, LF198A/LF398A
Monolithic Sample-and-Hold Circuits
General Description
The LF198/LF298/LF398 are monolithic sample-and-hold
circuits which utilize BI-FET technology to obtain ultra-high
dc accuracy with fast acquisition of signal and low droop
rate. Operating as a unity gain follower, dc gain accuracy is
0.002% typical and acquisition time is as low as 6 µs to
0.01%. A bipolar input stage is used to achieve low offset
voltage and wide bandwidth. Input offset adjust is accom-
plished with a single pin, and does not degrade input offset
drift. The wide bandwidth allows the LF198 to be included in-
side the feedback loop of 1 MHz op amps without having sta-
bility problems. Input impedance of 10
10
allows high
source impedances to be used without degrading accuracy.
P-channel junction FET’s are combined with bipolar devices
in the output amplifier to give droop rates as low as 5 mV/min
with a 1 µF hold capacitor. The JFET’s have much lower
noise than MOS devices used in previous designs and do
not exhibit high temperature instabilities. The overall design
guarantees no feed-through from input to output in the hold
mode, even for input signals equal to the supply voltages.
Features
n
Operates from
±
5V to
±
18V supplies
n
Less than 10 µs acquisition time
n
TTL, PMOS, CMOS compatible logic input
n
0.5 mV typical hold step at C
h
= 0.01 µF
n
Low input offset
n
0.002% gain accuracy
n
Low output noise in hold mode
n
Input characteristics do not change during hold mode
n
High supply rejection ratio in sample or hold
n
Wide bandwidth
n
Space qualified, JM38510
Logic inputs on the LF198 are fully differential with low input
current, allowing direct connection to TTL, PMOS, and
CMOS. Differential threshold is 1.4V. The LF198 will operate
from
±
5V to
±
18V supplies.
An “A” version is available with tightened electrical
specifications.
Typical Connection and Performance Curve
Acquisition Time
DS005692-32
DS005692-16
Functional Diagram
DS005692-1
© 2000 National Semiconductor Corporation
DS005692
www.national.com