欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PX64-STVME6F 参数 Datasheet PDF下载

M25PX64-STVME6F图片预览
型号: M25PX64-STVME6F
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位,双I / O , 4 KB的界别分组擦除,串行闪存与75 MHz的SPI总线接口 [64-Mbit, dual I/O, 4-Kbyte subsector erase, serial flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 66 页 / 1330 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PX64-STVME6F的Datasheet PDF文件第41页浏览型号M25PX64-STVME6F的Datasheet PDF文件第42页浏览型号M25PX64-STVME6F的Datasheet PDF文件第43页浏览型号M25PX64-STVME6F的Datasheet PDF文件第44页浏览型号M25PX64-STVME6F的Datasheet PDF文件第46页浏览型号M25PX64-STVME6F的Datasheet PDF文件第47页浏览型号M25PX64-STVME6F的Datasheet PDF文件第48页浏览型号M25PX64-STVME6F的Datasheet PDF文件第49页  
M25PX64  
Instructions  
6.13  
Program OTP instruction (POTP)  
The program OTP instruction (POTP) is used to program at most 64 bytes to the OTP  
memory area (by changing bits from ‘1’ to ‘0’, only). Before it can be accepted, a write  
enable (WREN) instruction must previously have been executed. After the write enable  
(WREN) instruction has been decoded, the device sets the write enable latch (WEL) bit.  
The program OTP instruction is entered by driving Chip Select (S) Low, followed by the  
instruction opcode, three address bytes and at least one data byte on serial data input  
(DQ0).  
Chip Select (S) must be driven High after the eighth bit of the last data byte has been  
latched in, otherwise the program OTP instruction is not executed.  
There is no rollover mechanism with the program OTP (POTP) instruction. This means that  
the program OTP (POTP) instruction must be sent with a maximum of 65 bytes to program,  
once all 65 bytes have been latched in, any following byte will be discarded.  
The instruction sequence is shown in Figure 20.  
As soon as Chip Select (S) is driven High, the self-timed page program cycle (whose  
duration is t ) is initiated. While the program OTP cycle is in progress, the status register  
PP  
may be read to check the value of the write in progress (WIP) bit. The write in progress  
(WIP) bit is 1 during the self-timed program OTP cycle, and it is 0 when it is completed. At  
some unspecified time before the cycle is complete, the write enable latch (WEL) bit is reset.  
To lock the OTP memory:  
Bit 0 of the OTP control byte, that is byte 64, (see Figure 21) is used to permanently lock the  
OTP memory array.  
When bit 0 of byte 64 = ’1’, the 64 bytes of the OTP memory array can be programmed.  
When bit 0 of byte 64 = ‘0’, the 64 bytes of the OTP memory array are read-only and  
cannot be programmed anymore.  
Once a bit of the OTP memory has been programmed to ‘0’, it can no longer be set to ‘1’.  
Therefore, as soon as bit 0 of byte 64 (control byte) is set to ‘0’, the 64 bytes of the OTP  
memory array become read-only in a permanent way.  
Any program OTP (POTP) instruction issued while an erase, program or write cycle is in  
progress is rejected without having any effect on the cycle that is in progress.  
45/66