欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC100EP90DTR2G 参数 Datasheet PDF下载

MC100EP90DTR2G图片预览
型号: MC100EP90DTR2G
PDF下载: 下载PDF文件 查看货源
内容描述: -3.3V / -5V三重ECL输入到LVPECL / PECL输出转换器 [−3.3V / −5V Triple ECL Input to LVPECL/PECL Output Translator]
分类和应用: 转换器
文件页数/大小: 9 页 / 137 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC100EP90DTR2G的Datasheet PDF文件第2页浏览型号MC100EP90DTR2G的Datasheet PDF文件第3页浏览型号MC100EP90DTR2G的Datasheet PDF文件第4页浏览型号MC100EP90DTR2G的Datasheet PDF文件第5页浏览型号MC100EP90DTR2G的Datasheet PDF文件第6页浏览型号MC100EP90DTR2G的Datasheet PDF文件第7页浏览型号MC100EP90DTR2G的Datasheet PDF文件第8页浏览型号MC100EP90DTR2G的Datasheet PDF文件第9页  
MC10EP90, MC100EP90
−3.3V / −5V Triple ECL Input
to LVPECL/PECL Output
Translator
Description
The MC10/100EP90 is a TRIPLE ECL TO LVPECL/PECL
translator. The device receives differential LVECL or ECL signals and
translates them to differential LVPECL or PECL output signals.
A V
BB
output is provided for interfacing with Single−Ended LVECL
or ECL signals at the input. If a Single−Ended input is to be used the
V
BB
output should be connected to the D input. The active signal would
then drive the D input. When used the V
BB
output should be bypassed
to ground by a 0.01
mF
capacitor. The V
BB
output is designed to act as
the switching reference for the EP90 under Single−Ended input
switching conditions, as a result this pin can only source/sink up to
0.5 mA of current.
To accomplish the level translation the EP90 requires three power
rails. The V
CC
supply should be connected to the positive supply, and
the V
EE
connected to the negative supply.
The 100 Series contains temperature compensation.
Features
http://onsemi.com
TSSOP−20
DT SUFFIX
CASE 948E
MARKING DIAGRAM*
20
xxxx
EP90
ALYWG
G
1
xxxx
= MC10 or 100
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
260 ps Typical Propagation Delay
Maximum Frequency > 3 GHz Typical
Voltage Supplies V
CC
= 3.0 V to 5.5 V, V
EE
=
−3.0
V to
−5.5
V,
GND = 0 V
Open Input Default State
Safety Clamp on Inputs
Fully Differential Design
Q Output Will Default LOW with Inputs Open or at V
EE
V
BB
Output
These are Pb−Free Devices*
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2006
November, 2006
Rev. 6
1
Publication Order Number:
MC10EP90/D