欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC100LVEL91DWR2G 参数 Datasheet PDF下载

MC100LVEL91DWR2G图片预览
型号: MC100LVEL91DWR2G
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 V三重LVPECL输入到-3.3 V至-5.0 V ECL输出转换器 [3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator]
分类和应用: 转换器
文件页数/大小: 6 页 / 112 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC100LVEL91DWR2G的Datasheet PDF文件第2页浏览型号MC100LVEL91DWR2G的Datasheet PDF文件第3页浏览型号MC100LVEL91DWR2G的Datasheet PDF文件第4页浏览型号MC100LVEL91DWR2G的Datasheet PDF文件第5页浏览型号MC100LVEL91DWR2G的Datasheet PDF文件第6页  
MC100LVEL91
3.3 V Triple LVPECL Input to
−3.3 V to −5.0 V ECL Output
Translator
Description
The MC100LVEL91 is a triple LVPECL input to ECL output
translator. The device receives low voltage differential PECL signals,
determined by the V
CC
supply level, and translates them to differential
−3.3
V to
−5.0
V ECL output signals.
To accomplish the level translation the LVEL91 requires three
power rails. The V
CC
supply should be connected to the positive
supply, and the V
EE
pin should be connected to the negative power
supply. The GND pins are connected to the system ground plane. Both
V
EE
and V
CC
should be bypassed to ground via 0.01
mF
capacitors.
Under open input conditions, the D input will be biased at V
CC
/2
and the D input will be pulled to GND. This condition will force the
Q output to a low, ensuring stability.
The V
BB
pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to V
BB
as a switching reference voltage.
V
BB
may also rebias AC coupled inputs. When used, decouple V
BB
and V
CC
via a 0.01
mF
capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
BB
should be left open.
Features
http://onsemi.com
MARKING
DIAGRAM*
20
MC100LVEL91
AWLYYWWG
1
SO−20
DW SUFFIX
CASE 751D
1
A
WL
YY
WW
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
620 ps Typical Propagation Delay
The 100 Series Contains Temperature Compensation
Operating Range: V
CC
= 3.8 V to 3.0 V;
*For additional marking information, refer to
Application Note AND8002/D.
V
EE
=
−3.0
V to
−5.5
V; GND = 0 V
Q Output will Default LOW with Inputs Open or at GND
Pb−Free Packages are Available*
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2006
November, 2006
Rev. 10
1
Publication Order Number:
MC100LVEL91/D