欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC10EP445FAR2 参数 Datasheet PDF下载

MC10EP445FAR2图片预览
型号: MC10EP445FAR2
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V / 5V ? ECL 8位串行/并行转换器 [3.3V/5VECL 8-Bit Serial/Parallel Converter]
分类和应用: 转换器移位寄存器触发器逻辑集成电路
文件页数/大小: 16 页 / 119 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC10EP445FAR2的Datasheet PDF文件第2页浏览型号MC10EP445FAR2的Datasheet PDF文件第3页浏览型号MC10EP445FAR2的Datasheet PDF文件第4页浏览型号MC10EP445FAR2的Datasheet PDF文件第5页浏览型号MC10EP445FAR2的Datasheet PDF文件第6页浏览型号MC10EP445FAR2的Datasheet PDF文件第7页浏览型号MC10EP445FAR2的Datasheet PDF文件第8页浏览型号MC10EP445FAR2的Datasheet PDF文件第9页  
MC10EP445, MC100EP445
3.3V/5V ECL 8−Bit
Serial/Parallel Converter
The MC10/100EP445 is an integrated 8–bit differential serial to
parallel data converter with asynchronous data synchronization. The
device has two modes of operation. CKSEL HIGH mode is designed
to operate NRZ data rates of up to 3.3 Gb/s, while CKSEL LOW mode
is designed to operate at twice the internal clock data rate of up to
5.0 Gb/s. The conversion sequence was chosen to convert the first
serial bit to Q0, the second bit to Q1, etc. Two selectable differential
serial inputs, which are selected by SINSEL, provide this device with
loop-back testing capability. The MC10/100EP445 has a SYNC pin
which, when held high for at least two consecutive clock cycles, will
swallow one bit of data shifting the start of the conversion data from
D
n
to D
n+1
. Each additional shift requires an additional pulse to be
applied to the SYNC pin.
Control pins are provided to reset and disable internal clock
circuitry. Additionally, V
BB
pin is provided for single-ended input
condition.
The 100 Series contains temperature compensation.
http://onsemi.com
MARKING
DIAGRAM*
LQFP-32
FA SUFFIX
CASE 873A
MCXXX
EP445
AWLYYWW
32
1
300 ps Propagation Delay
5.0 Gb/s Typical Data Rate for CLKSEL LOW Mode
Differential Clock and Serial Inputs
V
BB
Output for Single-Ended Input Applications
Asynchronous Data Synchronization (SYNC)
Asynchronous Master Reset (RESET)
XXX
A
WL
YY
WW
= 10 OR 100
= Assembly Location
= Wafer Lot
= Year
= Work Week
*For additional information, see Application Note
AND8002/D
PECL Mode Operating Range: V
CC
= 3.0 V to 5.5 V
with V
EE
= 0 V
NECL Mode Operating Range: V
CC
= 0 V
with V
EE
= -3.0 V to -5.5 V
Open Input Default State
ORDERING INFORMATION
Device
MC10EP445FA
MC10EP445FAR2
MC100EP445FA
MC100EP445FAR2
Package
LQFP-32
LQFP-32
LQFP-32
LQFP-32
Shipping
250 Units/Tray
2000/Tape & Reel
250 Units/Tray
2000/Tape & Reel
CLK ENABLE Immune to Runt Pulse Generation
©
Semiconductor Components Industries, LLC, 2002
1
November, 2002 - Rev. 7
Publication Order Number:
MC10EP445/D