欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC74HC390ANG 参数 Datasheet PDF下载

MC74HC390ANG图片预览
型号: MC74HC390ANG
PDF下载: 下载PDF文件 查看货源
内容描述: 双4级二进制纹波计数器带/ 2AND / 5节高性能硅栅CMOS [Dual 4−Stage Binary Ripple Counter with /2and /5 Sections High−Performance Silicon−Gate CMOS]
分类和应用: 计数器触发器逻辑集成电路光电二极管
文件页数/大小: 10 页 / 127 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC74HC390ANG的Datasheet PDF文件第2页浏览型号MC74HC390ANG的Datasheet PDF文件第3页浏览型号MC74HC390ANG的Datasheet PDF文件第4页浏览型号MC74HC390ANG的Datasheet PDF文件第5页浏览型号MC74HC390ANG的Datasheet PDF文件第6页浏览型号MC74HC390ANG的Datasheet PDF文件第7页浏览型号MC74HC390ANG的Datasheet PDF文件第8页浏览型号MC74HC390ANG的Datasheet PDF文件第9页  
MC74HC390A
Dual 4−Stage Binary Ripple
Counter with
÷
2 and
÷
5
Sections
High−Performance Silicon−Gate CMOS
http://onsemi.com
The MC74HC390A is identical in pinout to the LS390. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
This device consists of two independent 4−bit counters, each
composed of a divide−by−two and a divide−by−five section. The
divide−by−two and divide−by−five counters have separate clock
inputs, and can be cascaded to implement various combinations of
÷
2
and/or
÷
5 up to a
÷
100 counter.
Flip−flops internal to the counters are triggered by high−to−low
transitions of the clock input. A separate, asynchronous reset is
provided for each 4−bit counter. State changes of the Q outputs do not
occur simultaneously because of internal ripple delays. Therefore,
decoded output signals are subject to decoding spikes and should not
be used as clocks or strobes except when gated with the Clock of the
HC390A.
Features
MARKING
DIAGRAMS
16
16
1
PDIP−16
N SUFFIX
CASE 648
1
16
16
1
SOIC−16
D SUFFIX
CASE 751B
1
16
16
1
TSSOP−16
DT SUFFIX
CASE 948F
1
16
16
1
SOEIAJ−16
F SUFFIX
CASE 966
1
74HC390A
ALYWG
HC
390A
ALYWG
G
HC390AG
AWLYWW
MC74HC390AN
AWLYYWWG
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1
mA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No 7A
Chip Complexity: 244 FETs or 61 Equivalent Gates
Pb−Free Packages are Available*
A
= Assembly Location
L, WL
= Wafer Lot
Y, YY
= Year
W, WW = Work Week
G
= Pb−Free Package
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2005
1
June, 2005 − Rev. 3
Publication Order Number:
MC74HC390A/D