欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC74HCT245ADT 参数 Datasheet PDF下载

MC74HCT245ADT图片预览
型号: MC74HCT245ADT
PDF下载: 下载PDF文件 查看货源
内容描述: 八路三态同相总线收发器与LSTTL兼容输入 [Octal 3−State Noninverting Bus Transceiver with LSTTL Compatible Inputs]
分类和应用: 总线收发器逻辑集成电路光电二极管
文件页数/大小: 9 页 / 118 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC74HCT245ADT的Datasheet PDF文件第2页浏览型号MC74HCT245ADT的Datasheet PDF文件第3页浏览型号MC74HCT245ADT的Datasheet PDF文件第4页浏览型号MC74HCT245ADT的Datasheet PDF文件第5页浏览型号MC74HCT245ADT的Datasheet PDF文件第6页浏览型号MC74HCT245ADT的Datasheet PDF文件第7页浏览型号MC74HCT245ADT的Datasheet PDF文件第8页浏览型号MC74HCT245ADT的Datasheet PDF文件第9页  
MC74HCT245A
Octal 3−State Noninverting
Bus Transceiver with LSTTL
Compatible Inputs
High−Performance Silicon−Gate CMOS
The MC74HCT245A is identical in pinout to the LS245. This
device may be used as a level converter for interfacing TTL or NMOS
outputs to High Speed CMOS inputs.
The MC74HCT245A is a 3−state noninverting transceiver that is
used for 2−way asynchronous communication between data buses.
The device has an active−low Output Enable pin, which is used to
place the I/O ports into high−impedance states. The Direction control
determines whether data flows from A to B or from B to A.
Features
http://onsemi.com
PDIP−20
N SUFFIX
CASE 738
1
Output Drive Capability: 15 LSTTL Loads
TTL/NMOS Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS and TTL
Operating Voltage Range: 4.5 V to 5.5 V
Low Input Current: 1.0
mA
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 304 FETs or 76 Equivalent Gates
Pb−Free Packages are Available
A1
A2
A
DATA
PORT
A3
A4
A5
A6
A7
A8
DIRECTION
OUTPUT ENABLE
2
3
4
5
6
7
8
9
1
19
18
17
16
15
14
13
12
11
B1
B2
B3
B4
B5
B6
B7
B8
B
DATA
PORT
SOIC−20W
DW SUFFIX
CASE 751D
1
TSSOP−20
DT SUFFIX
CASE 948E
1
SOEIAJ−20
F SUFFIX
CASE 967
1
PIN ASSIGNMENT
DIRECTION
A1
A2
Units
ea
ns
mW
pJ
A3
A4
A5
A6
A7
A8
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
OUTPUT ENABLE
B1
B2
B3
B4
B5
B6
B7
B8
PIN 20 = V
CC
PIN 10 = GND
Figure 1. Logic Diagram
Design Criteria
Internal Gate Count*
Internal Gate Propagation Delay
Internal Gate Power Dissipation
Speed Power Product
*Equivalent to a two−input NAND gate.
Value
76
1.0
5.0
0.005
FUNCTION TABLE
Control Inputs
Output Enable
L
L
H
X = Don’t Care
Direction
L
H
X
Operation
Data Transmitted from Bus B to Bus A
Data Transmitted from Bus A to Bus B
Buses Isolated (High−Impedance State)
ORDERING INFORMATION
See detailed ordering, shipping information, and marking
information in the package dimensions section on page 6 of
©
Semiconductor Components Industries, LLC, 2007
1
January, 2007 − Rev. 10
Publication Order Number:
MC74HCT245A/D