欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC74LCX573M 参数 Datasheet PDF下载

MC74LCX573M图片预览
型号: MC74LCX573M
PDF下载: 下载PDF文件 查看货源
内容描述: 低电压CMOS八路透明锁存器流量通过引脚电压为5 V容限输入和输出(三态,非反相) [Low-Voltage CMOS Octal Transparent Latch Flow Through Pinout With 5 V−Tolerant Inputs and Outputs (3−State, Non−Inverting)]
分类和应用: 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
文件页数/大小: 8 页 / 94 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC74LCX573M的Datasheet PDF文件第2页浏览型号MC74LCX573M的Datasheet PDF文件第3页浏览型号MC74LCX573M的Datasheet PDF文件第4页浏览型号MC74LCX573M的Datasheet PDF文件第5页浏览型号MC74LCX573M的Datasheet PDF文件第6页浏览型号MC74LCX573M的Datasheet PDF文件第7页浏览型号MC74LCX573M的Datasheet PDF文件第8页  
MC74LCX573
Low−Voltage CMOS
Octal Transparent Latch
Flow Through Pinout
With 5 V−Tolerant Inputs and Outputs
(3−State, Non−Inverting)
The MC74LCX573 is a high performance, non−inverting octal
transparent latch operating from a 2.3 to 3.6 V supply. High
impedance TTL compatible inputs significantly reduce current
loading to input drivers while TTL compatible outputs offer improved
switching noise performance. A V
I
specification of 5.5 V allows
MC74LCX573 inputs to be safely driven from 5.0 V devices.
The MC74LCX573 contains 8 D−type latches with 3−state standard
outputs. When the Latch Enable (LE) input is HIGH, data on the Dn
inputs enters the latches. In this condition, the latches are transparent,
i.e., a latch output will change state each time its D input changes.
When LE is LOW, the latches store the information that was present
on the D inputs a setup time preceding the HIGH−to−LOW transition
of LE. The 3−state standard outputs are controlled by the Output
Enable (OE) input. When OE is LOW, the standard outputs are
enabled. When OE is HIGH, the standard outputs are in the high
impedance state, but this does not interfere with new data entering into
the latches. The LCX573 flow through design facilitates easy PC
board layout.
Features
http://onsemi.com
MARKING
DIAGRAMS
20
SOIC−20
DW SUFFIX
CASE 751D
1
LCX573
AWLYYWWG
20
1
20
TSSOP−20
DT SUFFIX
CASE 948E
1
LCX
573
ALYWG
G
20
1
20
SOEIAJ−20
M SUFFIX
CASE 967
1
74LCX573
AWLYWWG
Designed for 2.3 to 3.6 V V
CC
Operation
5.0 V Tolerant − Interface Capability With 5.0 V TTL Logic
Supports Live Insertion and Withdrawal
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
LVTTL Compatible
LVCMOS Compatible
24 mA Balanced Output Sink and Source Capability
20
1
Near Zero Static Supply Current in All Three Logic States (10
mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds 500 mA
A
= Assembly Location
L, WL
= Wafer Lot
Y, YY
= Year
W, WW = Work Week
G
= Pb−Free Package
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
ESD Performance:
Human Body Model >2000 V
Machine Model >200 V
Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2005
1
May, 2005 − Rev. 7
Publication Order Number:
MC74LCX573/D