欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC74LVX245DWR2G 参数 Datasheet PDF下载

MC74LVX245DWR2G图片预览
型号: MC74LVX245DWR2G
PDF下载: 下载PDF文件 查看货源
内容描述: 八路总线收发器可承受5V电压输入 [Octal Bus Transceiver With 5 V−Tolerant Inputs]
分类和应用: 总线驱动器总线收发器逻辑集成电路光电二极管
文件页数/大小: 8 页 / 100 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC74LVX245DWR2G的Datasheet PDF文件第2页浏览型号MC74LVX245DWR2G的Datasheet PDF文件第3页浏览型号MC74LVX245DWR2G的Datasheet PDF文件第4页浏览型号MC74LVX245DWR2G的Datasheet PDF文件第5页浏览型号MC74LVX245DWR2G的Datasheet PDF文件第6页浏览型号MC74LVX245DWR2G的Datasheet PDF文件第7页浏览型号MC74LVX245DWR2G的Datasheet PDF文件第8页  
MC74LVX245
Octal Bus Transceiver
With 5 V−Tolerant Inputs
The MC74LVX245 is an advanced high speed CMOS octal bus
transceiver.
It is intended for two−way asynchronous communication between
data buses. The direction of data transmission is determined by the
level of the T/R input. The output enable pin (OE) can be used to
disable the device, so that the buses are effectively isolated.
All inputs are equipped with protection circuits against static
discharge.
Features
http://onsemi.com
MARKING
DIAGRAMS
20
SOIC−20
DW SUFFIX
CASE 751D
1
LVX245
AWLYYWW
High Speed: t
PD
= 4.7 ns (Typ) at V
CC
= 3.3 V
Low Power Dissipation: I
CC
= 4
mA
(Max) at T
A
= 25°C
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Low Noise: V
OLP
= 0.8 V (Max)
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300 mA
ESD Performance: Human Body Model > 2000 V;
Machine Model > 200 V
Pb−Free Packages are Available*
Application Notes
20
1
20
TSSOP−20
DT SUFFIX
CASE 948E
1
LVX
245
ALYW
20
1
Do not force a signal on an I/O pin when it is an active output,
damage may occur
All floating (high impedance) input or I/O pins must be fixed by
means of pullup or pulldown resistors or bus terminator ICs
A parasitic diode is formed between the bus and V
CC
terminals.
Therefore, the LVX245 cannot be used to interface 5.0 V to 3.0 V
systems directly
V
CC
20
OE
19
B0
18
B1
17
B2
16
B3
15
B4
14
B5
13
B6
12
B7
11
20
1
20
SOEIAJ−20
M SUFFIX
CASE 967
1
74LVX245
AWLYWW
A
WL, L
Y, YY
W, WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
ORDERING INFORMATION
1
T/R
2
A0
3
A1
4
A2
5
A3
6
A4
7
A5
8
A6
9
A7
10
GND
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
Figure 1. 20−Lead Pinout
(Top View)
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2005
1
March, 2005 − Rev. 3
Publication Order Number:
MC74LVX245/D