欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC74LVX8053DTR2 参数 Datasheet PDF下载

MC74LVX8053DTR2图片预览
型号: MC74LVX8053DTR2
PDF下载: 下载PDF文件 查看货源
内容描述: 模拟多路复用器/多路解复用器高性能硅栅CMOS [Analog Multiplexer / Demultiplexer High−Performance Silicon−Gate CMOS]
分类和应用: 解复用器开关复用器或开关信号电路光电二极管
文件页数/大小: 14 页 / 161 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC74LVX8053DTR2的Datasheet PDF文件第2页浏览型号MC74LVX8053DTR2的Datasheet PDF文件第3页浏览型号MC74LVX8053DTR2的Datasheet PDF文件第4页浏览型号MC74LVX8053DTR2的Datasheet PDF文件第5页浏览型号MC74LVX8053DTR2的Datasheet PDF文件第6页浏览型号MC74LVX8053DTR2的Datasheet PDF文件第7页浏览型号MC74LVX8053DTR2的Datasheet PDF文件第8页浏览型号MC74LVX8053DTR2的Datasheet PDF文件第9页  
MC74LVX8053
Analog Multiplexer /
Demultiplexer
High−Performance Silicon−Gate CMOS
The MC74LVX8053 utilizes silicon−gate CMOS technology to
achieve fast propagation delays, low ON resistances, and low OFF
leakage currents. This analog multiplexer/demultiplexer controls
analog voltages that may vary across the complete power supply range
(from V
CC
to GND).
The LVX8053 is similar in pinout to the high−speed HC4053A, and
the metal−gate MC14053B. The Channel−Select inputs determine
which one of the Analog Inputs/Outputs is to be connected, by means
of an analog switch, to the Common Output/Input. When the Enable
pin is HIGH, all analog switches are turned off.
The Channel−Select and Enable inputs are compatible with standard
CMOS outputs; with pull−up resistors they are compatible with
LSTTL outputs.
This device has been designed so that the ON resistance (R
on
) is
more linear over input voltage than R
on
of metal−gate CMOS analog
switches.
Features
http://onsemi.com
MARKING
DIAGRAMS
16
SOIC−16
D SUFFIX
CASE 751B
1
16
TSSOP−16
DT SUFFIX
CASE 948F
1
LVX
8053
ALYW
LVX8053
AWLYWW
Fast Switching and Propagation Speeds
Low Crosstalk Between Switches
Diode Protection on All Inputs/Outputs
Analog Power Supply Range (V
CC
− GND) = 2.5 to 6.0 V
Digital (Control) Power Supply Range (V
CC
− GND) = 2.5 to 6.0 V
Improved Linearity and Lower ON Resistance Than Metal−Gate
Counterparts
Low Noise
In Compliance With the Requirements of JEDEC Standard No. 7A
Chip Complexity: LVX8053 − 156 FETs or 39 Equivalent Gates
Pb−Free Packages are Available*
16
SOEIAJ−16
M SUFFIX
CASE 966
1
LVX8053
ALYW
A
WL or L
Y
WW or W
=
=
=
=
Assembly Location
Wafer Lot
Year
Work Week
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2005
1
April, 2005 − Rev. 4
Publication Order Number:
MC74LVX8053/D