欢迎访问ic37.com |
会员登录 免费注册
发布采购

MMUN2115LT1 参数 Datasheet PDF下载

MMUN2115LT1图片预览
型号: MMUN2115LT1
PDF下载: 下载PDF文件 查看货源
内容描述: PNP硅偏置电阻晶体管 [PNP SILICON BIAS RESISTOR TRANSISTOR]
分类和应用: 晶体晶体管光电二极管
文件页数/大小: 12 页 / 122 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MMUN2115LT1的Datasheet PDF文件第2页浏览型号MMUN2115LT1的Datasheet PDF文件第3页浏览型号MMUN2115LT1的Datasheet PDF文件第4页浏览型号MMUN2115LT1的Datasheet PDF文件第5页浏览型号MMUN2115LT1的Datasheet PDF文件第6页浏览型号MMUN2115LT1的Datasheet PDF文件第7页浏览型号MMUN2115LT1的Datasheet PDF文件第8页浏览型号MMUN2115LT1的Datasheet PDF文件第9页  
MMUN2111LT1 Series
Preferred Devices
Bias Resistor Transistors
PNP Silicon Surface Mount Transistors
with Monolithic Bias Resistor Network
This new series of digital transistors is designed to replace a single
device and its external resistor bias network. The BRT (Bias Resistor
Transistor) contains a single transistor with a monolithic bias network
consisting of two resistors; a series base resistor and a base-emitter
resistor. The BRT eliminates these individual components by
integrating them into a single device. The use of a BRT can reduce
both system cost and board space. The device is housed in the SOT-23
package which is designed for low power surface mount applications.
http://onsemi.com
PIN 3
COLLECTOR
(OUTPUT)
PIN 2
EMITTER
(GROUND)
PIN 1
BASE
(INPUT)
R1
R2
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
The SOT-23 package can be soldered using wave or reflow. The
modified gull-winged leads absorb thermal stress during soldering
eliminating the possibility of damage to the die.
Available in 8 mm embossed tape and reel. Use the Device Number
to order the 7 inch/3000 unit reel. Replace “T1” with “T3” in the
Device Number to order the 13 inch/10,000 unit reel.
MAXIMUM RATINGS
(TA = 25°C unless otherwise noted)
Rating
Collector-Base Voltage
Collector-Emitter Voltage
Collector Current
Symbol
VCBO
VCEO
IC
Value
50
50
100
Unit
Vdc
Vdc
mAdc
3
1
2
SOT–23
CASE 318
STYLE 6
MARKING DIAGRAM
A6x M
THERMAL CHARACTERISTICS
Characteristic
Total Device Dissipation
TA = 25°C
Derate above 25°C
Thermal Resistance –
Junction-to-Ambient
Thermal Resistance –
Junction-to-Lead
Junction and Storage
Temperature Range
1. FR–4 @ Minimum Pad
2. FR–4 @ 1.0 x 1.0 inch Pad
Symbol
PD
Max
246 (Note 1.)
400 (Note 2.)
1.5 (Note 1.)
2.0 (Note 2.)
508 (Note 1.)
311 (Note 2.)
174 (Note 1.)
208 (Note 2.)
–55 to +150
Unit
mW
°C/W
°C/W
A6x
= Device Marking
x
= A – L (See
Page 2)
M
= Date Code
R
θJA
R
θJL
TJ, Tstg
DEVICE MARKING INFORMATION
°C/W
°C
See specific marking information in the device marking table
on page 2 of this data sheet.
Preferred
devices are recommended choices for future use
and best overall value.
©
Semiconductor Components Industries, LLC, 2001
1
November, 2001 – Rev. 2
Publication Order Number:
MMUN2111LT1/D