欢迎访问ic37.com |
会员登录 免费注册
发布采购

MUN5315DW1T1 参数 Datasheet PDF下载

MUN5315DW1T1图片预览
型号: MUN5315DW1T1
PDF下载: 下载PDF文件 查看货源
内容描述: 双偏置电阻晶体管 [Dual Bias Resistor Transistors]
分类和应用: 晶体小信号双极晶体管光电二极管
文件页数/大小: 34 页 / 284 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MUN5315DW1T1的Datasheet PDF文件第2页浏览型号MUN5315DW1T1的Datasheet PDF文件第3页浏览型号MUN5315DW1T1的Datasheet PDF文件第4页浏览型号MUN5315DW1T1的Datasheet PDF文件第5页浏览型号MUN5315DW1T1的Datasheet PDF文件第6页浏览型号MUN5315DW1T1的Datasheet PDF文件第7页浏览型号MUN5315DW1T1的Datasheet PDF文件第8页浏览型号MUN5315DW1T1的Datasheet PDF文件第9页  
MUN5311DW1T1 Series
Preferred Devices
Dual Bias Resistor
Transistors
NPN and PNP Silicon Surface Mount
Transistors with Monolithic Bias
Resistor Network
The BRT (Bias Resistor Transistor) contains a single transistor with
a monolithic bias network consisting of two resistors; a series base
resistor and a base−emitter resistor. These digital transistors are
designed to replace a single device and its external resistor bias
network. The BRT eliminates these individual components by
integrating them into a single device. In the MUN5311DW1T1 series,
two complementary BRT devices are housed in the SOT−363 package
which is ideal for low power surface mount applications where board
space is at a premium.
Features
(3)
R
1
Q
1
Q
2
R
2
(4)
R
1
(5)
(6)
http://onsemi.com
(2)
R
2
(1)
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
Available in 8 mm, 7 inch/3000 Unit Tape and Reel
Pb−Free Package is Available
6
1
SOT−363
CASE 419B
STYLE 1
MAXIMUM RATINGS
(T
A
= 25°C unless otherwise noted, common for Q
1
and Q
2
, − minus sign for Q
1
(PNP) omitted)
Rating
Collector-Base Voltage
Collector-Emitter Voltage
Collector Current
Symbol
V
CBO
V
CEO
I
C
Value
50
50
100
Unit
Vdc
Vdc
mAdc
MARKING DIAGRAM
6
XX
d
1
XX = Specific Device Code
d
= Date Code
=
(See Page 2)
THERMAL CHARACTERISTICS
Characteristic
(One Junction Heated)
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance −
Junction-to-Ambient
Characteristic
(Both Junctions Heated)
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance −
Junction-to-Ambient
Thermal Resistance −
Junction-to-Lead
Junction and Storage Temperature
1. FR−4 @ Minimum Pad
2. FR−4 @ 1.0 x 1.0 inch Pad
©
Semiconductor Components Industries, LLC, 2004
Symbol
P
D
Max
187 (Note 1)
256 (Note 2)
1.5 (Note 1)
2.0 (Note 2)
670 (Note 1)
490 (Note 2)
Max
250 (Note 1)
385 (Note 2)
2.0 (Note 1)
3.0 (Note 2)
493 (Note 1)
325 (Note 2)
188 (Note 1)
208 (Note 2)
−55 to +150
Unit
mW
mW/°C
°C/W
R
qJA
ORDERING AND DEVICE MARKING
INFORMATION
See detailed ordering, shipping, and specific marking
information in the table on page 2 of this data sheet.
Symbol
P
D
Unit
mW
mW/°C
°C/W
°C/W
°C
Preferred
devices are recommended choices for future use
and best overall value.
R
qJA
R
qJL
T
J
, T
stg
1
September, 2004 − Rev. 9
Publication Order Number:
MUN5311DW1T1/D