欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM2I99456G-32-ER 参数 Datasheet PDF下载

ASM2I99456G-32-ER图片预览
型号: ASM2I99456G-32-ER
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V / 2.5V LVCMOS时钟扇出缓冲器 [3.3V/2.5V LVCMOS Clock Fanout Buffer]
分类和应用: 时钟
文件页数/大小: 14 页 / 553 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第2页浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第3页浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第4页浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第5页浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第6页浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第7页浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第8页浏览型号ASM2I99456G-32-ER的Datasheet PDF文件第9页  
November 2006
rev 0.3
3.3V/2.5V LVCMOS Clock Fanout Buffer
Features
Configurable
10
outputs
LVCMOS
Clock
distribution buffer
Compatible to single, dual and mixed 3.3V/2.5V
Voltage supply
Wide range output clock frequency up to
250MHz
Designed for mid-range to high-performance
telecom, networking and computer applications
Supports high-performance differential clocking
applications
Max. output skew of 200pS
(150pS within one bank)
Selectable output configurations per output bank
Tristatable outputs
32 LQFP and TQFP Packages
Ambient Operating temperature range of
-40 to 85°C
Pin and Function compatible to MPC9456
ASM2I99456
output to input frequency ratios. The ASM2I99456 is
specified for the extended temperature range of –40 to
85°C.
The ASM2I99456 is a full static design supporting clock
frequencies up to 250 MHz. The signals are generated and
retimed on-chip to ensure minimal skew between the three
output banks.
Each of the three output banks can be individually supplied
by 2.5V or 3.3V supporting mixed voltage applications. The
FSELx pins choose between division of the input reference
frequency by one or two. The frequency divider can be set
individually for each of the three output banks. The
ASM2I99456 can be reset and the outputs are disabled by
deasserting the MR/OE pin (logic high state). Asserting
MR/OE will enable the outputs.
All control inputs accept LVCMOS signals while the outputs
provide LVCMOS compatible levels with the capability to
drive terminated 50Ω transmission lines. The clock input is
low
voltage
PECL
compatible
for
differential
clock
distribution support. Please consult the ASM2I99446
specification for a full CMOS compatible device. For series
terminated transmission lines, each of the ASM2I99456
outputs can drive one or two traces giving the devices an
effective fanout of 1:20. The device is packaged in a
7x7 mm
2
32-lead LQFP and TQFP Packages.
Functional Description
The ASM2I99456 is a 2.5V and 3.3V compatible 1:10 clock
distribution buffer designed for low-Voltage mid-range to
high-performance telecom, networking and computing
applications. Both 3.3V, 2.5V and dual supply voltages are
supported for mixed-voltage applications. The ASM2I99456
offers 10 low-skew outputs and a differential LVPECL clock
input. The outputs are configurable and support 1:1 and 1:2
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.