欢迎访问ic37.com |
会员登录 免费注册
发布采购

M62352AGP 参数 Datasheet PDF下载

M62352AGP图片预览
型号: M62352AGP
PDF下载: 下载PDF文件 查看货源
内容描述: 8位12CH D / A转换器与缓冲放大器 [8-bit 12ch D/A Converter with Buffer Amplifiers]
分类和应用: 转换器数模转换器缓冲放大器光电二极管
文件页数/大小: 9 页 / 136 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M62352AGP的Datasheet PDF文件第2页浏览型号M62352AGP的Datasheet PDF文件第3页浏览型号M62352AGP的Datasheet PDF文件第4页浏览型号M62352AGP的Datasheet PDF文件第5页浏览型号M62352AGP的Datasheet PDF文件第6页浏览型号M62352AGP的Datasheet PDF文件第7页浏览型号M62352AGP的Datasheet PDF文件第8页浏览型号M62352AGP的Datasheet PDF文件第9页  
M62352AGP
8-bit 12ch D/A Converter with Buffer Amplifiers
REJ03D0867-0300
Rev.3.00
Mar 25, 2008
Description
M62352A is a CMOS structured semiconductor integrated circuit integrating 12 channels of built-in D/A converters
with high performance buffer operational amplifier or each channel output.
The 3-wire serial interface (DI, CLK, LD) method is used for the transfer format or digital data to allow connection
with microcomputer with minimum wiring. DO terminal is provided to allow cascading serial use.
Built-in buffer operational amplifiers are designed to operate or full swing in the whole voltage range from V
CC
to GND
for each input/output. And their higher stability for capacitive load perfectly fits in to the use for electronic volume
(VCA) or the replacement for semi-variable resistor for tuning.
Features
12-bit serial data input (3 wire serial data transfer method, DI, CLK, LD)
Corresponds to TTL input for digital input (VINH
2 V, VINL
0.8 V)
R-2R + segment method high performance 12ch 8-bit D/A converters
12ch buffer operational amplifiers operating in the whole voltage range from V
CC
to GND
Buffer operational amplifiers with high oscillation stability for capacitive load
Application
Adjustment or control of industrial or home-use electronic equipments such as VTR camera, VTR set, TV, and CRT
display.
Block Diagram
GND
20
AO2
19
AO1
18
DI
17
CLK
16
LD
15
DO
14
AO12
13
AO11
12
V
CC
11
12-bit shift register
D0 1 2 3 4 5 6 D7 D8 9 10 D11
Ch2
8-bit R-2R
+ segment
D/A converter
8-bit
latch
....
(12)
(12)
8-bit
latch
Ch3
8-bit R-2R
+ segment
D/A converter
+
1
4
D/A
+
+
12
11
+
D/A
Address
decoder
........
D/A
D/A
L
(8)
L
L
(12)
L
5
L
6
L
7
L
8
L
9
L
10
L
D/A
D/A
D/A
D/A
D/A
D/A
+
+
+
+
+
+
+
+
1
V
SS
(VrefL)
2
AO3
3
AO4
4
AO5
5
AO6
6
AO7
7
AO8
8
AO9
9
AO10
10
V
DD
(VrefU)
REJ03D0867-0300 Rev.3.00 Mar 25, 2008
Page 1 of 8