IRFR/U9120N
800
20
-V
GS
, Gate-to-Source Voltage (V)
V
GS
= 0V,
f = 1MHz
C
iss
= C
gs
+ C
gd ,
C
ds
SHORTED
C
rss
= C
gd
C
oss
= C
ds
+ C
gd
I
D
= -4.0 A
16
V
DS
=-80V
V
DS
=-50V
V
DS
=-20V
C, Capacitance (pF)
600
Ciss
12
400
Coss
Crss
8
200
4
0
1
10
100
0
0
5
10
FOR TEST CIRCUIT
SEE FIGURE 13
15
20
25
-V
DS
, Drain-to-Source Voltage (V)
Q
G
, Total Gate Charge (nC)
Fig 5.
Typical Capacitance Vs.
Drain-to-Source Voltage
Fig 6.
Typical Gate Charge Vs.
Gate-to-Source Voltage
100
100
-I
SD
, Reverse Drain Current (A)
OPERATION IN THIS AREA LIMITED
BY R
DS(on)
10us
10
T
J
= 150
°
C
T
J
= 25
°
C
-I
D
, Drain Current (A)
I
10
100us
1ms
1
10ms
1
0.1
0.2
V
GS
= 0 V
0.8
1.4
2.0
2.6
0.1
1
T
C
= 25 ° C
T
J
= 150 ° C
Single Pulse
10
100
1000
-V
SD
,Source-to-Drain Voltage (V)
-V
DS
, Drain-to-Source Voltage (V)
Fig 7.
Typical Source-Drain Diode
Forward Voltage
Fig 8.
Maximum Safe Operating Area
4 / 10
www.freescale.net.cn