欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28401 参数 Datasheet PDF下载

CY28401图片预览
型号: CY28401
PDF下载: 下载PDF文件 查看货源
内容描述: 100 MHz差分缓冲器,用于PCI Express和SATA [100 MHz Differential Buffer for PCI Express and SATA]
分类和应用: PC
文件页数/大小: 13 页 / 181 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28401的Datasheet PDF文件第5页浏览型号CY28401的Datasheet PDF文件第6页浏览型号CY28401的Datasheet PDF文件第7页浏览型号CY28401的Datasheet PDF文件第8页浏览型号CY28401的Datasheet PDF文件第9页浏览型号CY28401的Datasheet PDF文件第11页浏览型号CY28401的Datasheet PDF文件第12页浏览型号CY28401的Datasheet PDF文件第13页  
CY28401  
Absolute Maximum Conditions  
Parameter  
VDD  
Description  
Core Supply Voltage  
Condition  
Min.  
–0.5  
–0.5  
–0.5  
–65  
0
Max.  
Unit  
V
4.6  
4.6  
VDD_A  
VIN  
Analog Supply Voltage  
Input Voltage  
V
Relative to V SS  
VDD + 0.5  
+150  
70  
VDC  
°C  
TS  
Temperature, Storage  
Non-functional  
TA  
Temperature, Operating Ambient  
Temperature, Junction  
Functional  
°C  
TJ  
Functional  
150  
°C  
ØJC  
Dissipation, Junction to Case  
Dissipation, Junction to Ambient  
Mil-Spec 883E Method 1012.1  
JEDEC (JESD 51)  
TBD  
TBD  
°C/W  
°C/W  
V
ØJA  
ESDHBM  
UL-94  
MSL  
ESD Protection (Human Body Model) MIL-STD-883, Method 3015  
2000  
Flammability Rating  
At 1/8 in.  
V–0  
1
Moisture Sensitivity Level  
Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.  
DC Electrical Specifications  
Parameter  
Description  
Condition  
Min.  
Max.  
Unit  
VDD_A,  
VDD  
3.3V Operating Voltage  
3.3 5%  
3.135  
3.465  
V
VILI2C  
VIHI2C  
VIL  
Input Low Voltage  
SDATA, SCLK  
SDATA, SCLK  
2.2  
1.0  
V
V
Input High Voltage  
0.8  
3.3V Input Low Voltage  
3.3V Input High Voltage  
3.3V Output Low Voltage  
3.3V Output High Voltage  
Input Low Leakage Current  
Input High Leakage Current  
High-impedance Output Current  
Input Pin Capacitance  
Output Pin Capacitance  
Pin Inductance  
VSS – 0.5  
2.0  
V
VIH  
VDD + 0.5  
0.4  
V
VOL  
IOL = 1 mA  
V
VOH  
IIL  
IOH = –1 mA  
2.4  
V
Except internal pull-up resistors, 0 < VIN < VDD  
Except internal pull-down resistors, 0 < VIN < VDD  
–5  
PA  
PA  
PA  
pF  
pF  
nH  
mA  
mA  
mA  
IIH  
5
10  
5
IOZ  
–10  
2
CIN  
COUT  
LIN  
3
6
7
IDD3.3V  
IPD3.3V  
IPD3.3V  
Dynamic Supply Current  
Power-down Supply Current  
Power-down Supply Current  
At max. load and 100 MHz  
300  
65  
5
PD asserted, Outputs driven  
PD asserted, Outputs Three-stated  
AC Electrical Specifications  
Parameter  
Description  
Condition  
Min.  
45  
Max.  
Unit  
DIF at 0.7V  
TDC  
DIFT and DIFC Duty Cycle  
Measured at crossing point VOX  
55  
%
TSKEW  
TPERIOD  
TCCJ  
Any DIFT/C to DIFT/C Clock Skew, SSC Measured at crossing point VOX  
200  
ps  
Average Period  
Measured at crossing point VOX at 100 MHz  
9.9970 10.0533 ns  
DIFT/C Cycle to Cycle Jitter  
DIFT and DIFC Rise and Fall Times  
Rise/Fall Matching  
Measured at crossing point VOX  
175  
50  
700  
20  
ps  
ps  
%
TR / TF  
TRFM  
'TR  
Measured from VOL = 0.175 to VOH = 0.525V  
Determined as a fraction of 2*(TR – TF)/(TR + TF)  
Rise Time Variation  
Fall Time Variation  
125  
125  
850  
ps  
ps  
mv  
'TF  
VHIGH  
Voltage High  
Measured SE  
660  
Rev 1.0,November 21, 2006  
Page 10 of 13