欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28419OCT 参数 Datasheet PDF下载

CY28419OCT图片预览
型号: CY28419OCT
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟合成器与差分SRC和CPU输出 [Clock Synthesizer with Differential SRC and CPU Outputs]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 15 页 / 208 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28419OCT的Datasheet PDF文件第5页浏览型号CY28419OCT的Datasheet PDF文件第6页浏览型号CY28419OCT的Datasheet PDF文件第7页浏览型号CY28419OCT的Datasheet PDF文件第8页浏览型号CY28419OCT的Datasheet PDF文件第10页浏览型号CY28419OCT的Datasheet PDF文件第11页浏览型号CY28419OCT的Datasheet PDF文件第12页浏览型号CY28419OCT的Datasheet PDF文件第13页  
CY28419
PD#
CPUT, 133MHz
CPUC, 133MHz
SRCT 100MHz
SRCC 100MHz
3V66, 66MHz
USB, 48MHz
PCI, 33MHz
REF
Figure 3. Power-down Assertion Timing Waveforms
PD# Deassertion
The power-up latency between PD# rising to a valid logic ‘1’
level and the starting of all clocks is less than 1.8 ms. The
CPUT/C outputs must be driven to greater than 200 mV is less
than 300 us.
Tstable
<1.8ms
PD#
CPUT, 133MHz
CPUC, 133MHz
SRCT 100MHz
SRCC 100MHz
3V66, 66MHz
USB, 48MHz
PCI, 33MHz
REF
Tdrive_PWRDN#
<300 S, >200mV
Figure 4. Power-down Deassertion Timing Waveforms
Rev 1.0, November 22, 2006
Page 9 of 15