欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28439 参数 Datasheet PDF下载

CY28439图片预览
型号: CY28439
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟发生器为英特尔的Grantsdale芯片组 [Clock Generator for Intel Grantsdale Chipset]
分类和应用: 时钟发生器
文件页数/大小: 21 页 / 192 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28439的Datasheet PDF文件第5页浏览型号CY28439的Datasheet PDF文件第6页浏览型号CY28439的Datasheet PDF文件第7页浏览型号CY28439的Datasheet PDF文件第8页浏览型号CY28439的Datasheet PDF文件第10页浏览型号CY28439的Datasheet PDF文件第11页浏览型号CY28439的Datasheet PDF文件第12页浏览型号CY28439的Datasheet PDF文件第13页  
CY28439
Byte 12: Control Register 12
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Name
CPU_DAF_N8
CPU_DAF_M6
CPU_DAF_M5
CPU_DAF_M4
CPU_DAF_M3
CPU_DAF_M2
CPU_DAF_M1
CPU_DAF_M0
Description
If Prog_CPU_EN is set, the values programmed is in CPU_FSEL_N[8:0]
and CPU_FSEL_M[6:0] will be used to determine the CPU output
frequency.
The setting of FS_Override bit determines the frequency ratio for CPU and
other output clocks. When it is cleared, the same frequency ratio stated in
the Latched FS[E:A] register will be used. When it is set, the frequency
ratio stated in the FSEL[3:0] register will be used.
Byte 13: Control Register 13
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Name
SRC_N7
SRC_N6
SRC_N5
SRC_N4
SRC_N3
SRC_N2
SRC_N1
SRC_N0
SRC Dial-A-Frequency Bit N7
SRC Dial-A-Frequency Bit N6
SRC Dial-A-Frequency Bit N5
SRC Dial-A-Frequency Bit N4
SRC Dial-A-Frequency Bit N3
SRC Dial-A-Frequency Bit N2
SRC Dial-A-Frequency Bit N1
SRC Dial-A-Frequency Bit N0
Description
Byte 14: Control Register 14
Bit
7
6
@Pup
0
0
Name
SRC_N8
SW_RESET
SRC Dial-A-Frequency Bit N8
Software Reset.
When set the device will assert a reset signal on SRESET# upon
completion of the block/word/byte write that set it. After asserting and
deasserting the SRESET# this bit will self clear (set to 0).
The SRESET# pin must be enabled by latching SRESET#_EN on
VTT_PRWGD# to utilize this feature.
FS_Override
0 = Select operating frequency by FS(E:A) input pins
1 = Select operating frequency by FSEL_(4:0) settings
Smooth switch select
0: Select CPU_PLL
1: Select SRC_PLL.
RESERVED, Set = 0
RESERVED, Set = 0
Free running 33-MHz Output Drive Strength
0 = 2x, 1 = 1x
Watchdog Recovery Bit
Description
5
0
FS_[E:A]
4
0
SMSW_SEL
3
2
1
0
0
0
1
0
RESERVED
RESERVED
PCIF
Recovery_N8
Byte 15: Control Register 15
Bit
7
6
5
4
3
@Pup
0
0
0
0
0
Name
Recovery N7
Recovery N6
Recovery N5
Recovery N4
Recovery N3
Watchdog Recovery Bit
Watchdog Recovery Bit
Watchdog Recovery Bit
Watchdog Recovery Bit
Watchdog Recovery Bit
Description
Rev 1.0, November 21, 2006
Page 9 of 21