欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL15316ZI-XXX 参数 Datasheet PDF下载

SL15316ZI-XXX图片预览
型号: SL15316ZI-XXX
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程扩频时钟发生器( SSCG ) [Programmable Spread Spectrum Clock Generator (SSCG)]
分类和应用: 时钟发生器外围集成电路光电二极管
文件页数/大小: 12 页 / 279 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号SL15316ZI-XXX的Datasheet PDF文件第2页浏览型号SL15316ZI-XXX的Datasheet PDF文件第3页浏览型号SL15316ZI-XXX的Datasheet PDF文件第4页浏览型号SL15316ZI-XXX的Datasheet PDF文件第5页浏览型号SL15316ZI-XXX的Datasheet PDF文件第7页浏览型号SL15316ZI-XXX的Datasheet PDF文件第8页浏览型号SL15316ZI-XXX的Datasheet PDF文件第9页浏览型号SL15316ZI-XXX的Datasheet PDF文件第10页  
SL15316
Operating Supply Current
Standby Current
IDD
ISBC
FIN=25MHz Clock, all 5 clocks
are at 66MHz, +/-1.0% Spread.
CL=0, VDD=VDDO=3.3V
If programmed PD#=GND
For Pins programmed as
SSCLK or REFOUT and if PD#
or OE is programmed.
PD#=0 or OE=1
Minimum programming value
Maximum programming value
Pins programmed as PD#, OE,
SSON or FS
For all pins programmed as
SSCLK or REFCLK
-
-
9.0
70
TBD
100
mA
μA
Output Leakage Current
IOL
-10
-
10
μA
Programmable Input
Capacitance at Pins 3 and 4
Input Capacitance
Load Capacitance
PCin
PCout
CIN2
CL
-
-
-
-
7
38
4
-
-
-
6
15
pF
pF
pF
pF
AC Electrical Characteristics (C and I-Grades)
Unless otherwise stated VDD= 3.3V+/- 10% and CL=15pF
Parameter
Input Frequency Range
Input Frequency Range
Symbol
FIN1
FIN2
Condition
Crystal or Ceramic Resonator
External Clock
SSCLK
REFCLK, crystal or resonator input
REFCLK, clock input
SSCLK
REFCLK
Clock Input, Pin 3
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
Min
8
3
3
0.25
0.25
45
45
40
-
-
-
-
-
-
Typ
-
-
-
-
-
50
50
50
3.8
1.9
1.4
1.0
0.85
0.65
Max
48
166
200
48
166
55
55
60
-
-
-
-
-
-
Unit
MHz
MHz
MHz
MHz
MHz
%
%
%
ns
ns
ns
ns
ns
ns
Output Frequency Range
FOUT1
Output Frequency Range
FOUT2
Output Frequency Range
FOUT3
Output Duty Cycle
Output Duty Cycle
Input Duty Cycle
Output Rise/Fall Time
Output Rise/Fall Time
Output Rise/Fall Time
Output Rise/Fall Time
Output Rise/Fall Time
Output Rise/Fall Time
DC1
DC2
DCIN
tr/f1
tr/f2
tr/f3
tr/f4
tr/f5
tr/f6
Rev 1.0, August 7, 2008
Page 6 of 12