欢迎访问ic37.com |
会员登录 免费注册
发布采购

W209C 参数 Datasheet PDF下载

W209C图片预览
型号: W209C
PDF下载: 下载PDF文件 查看货源
内容描述: 频率发生器集成的核心逻辑与133MHz外频 [Frequency Generator for Integrated Core Logic with 133MHz FSB]
分类和应用:
文件页数/大小: 15 页 / 229 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号W209C的Datasheet PDF文件第3页浏览型号W209C的Datasheet PDF文件第4页浏览型号W209C的Datasheet PDF文件第5页浏览型号W209C的Datasheet PDF文件第6页浏览型号W209C的Datasheet PDF文件第8页浏览型号W209C的Datasheet PDF文件第9页浏览型号W209C的Datasheet PDF文件第10页浏览型号W209C的Datasheet PDF文件第11页  
W209C
W209C Serial Configuration Map
1. The serial bits will be read by the clock driver in the following
order:
Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 0: Control Register (1 = Enable, 0 = Disable)
[8]
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
-
-
-
-
-
23
21, 22
-
Name
Reserved
Reserved
Reserved
Reserved
Reserved
24/48 MHz
48 MHz
Reserved
Default
0
0
0
0
0
1
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
(Active/Inactive)
(Active/Inactive)
Reserved
Pin Function
2. All unused register bits (reserved and N/A) should be
written to a “0” level.
3. All register bits labeled “Initialize to 0" must be written to
zero during initialization. Failure to do so may result in
higher than normal operating current. The controller will
read back the written value.
Byte 1: Control Register (1 = Enable, 0 = Disable)
[8]
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
32
33
35
36
37
39
40
41
Name
SDRAM7
SDRAM6
SDRAM5
SDRAM4
SDRAM3
SDRAM2
SDRAM1
SDRAM0
Default
1
1
1
1
1
1
1
1
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
Pin Description
Byte 2: Control Register (1 = Enable, 0 = Disable)
[8]
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
19
18
17
15
14
12
11
10
Name
PCI7
PCI6
PCI5
PCI4
PCI3
PCI2
PCI1
PCI0
Default
1
1
1
1
1
1
1
1
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
(Active/Inactive)
Pin Description
Note:
8. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be
configured during the normal modes of operation.
Rev 1.0, November 20, 2006
Page 7 of 15