欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM8S003F3P6 参数 Datasheet PDF下载

STM8S003F3P6图片预览
型号: STM8S003F3P6
PDF下载: 下载PDF文件 查看货源
内容描述: 价值线, 16兆赫STM8S 8位MCU , 8 KB闪存, 128字节的数据EEPROM , 10位ADC , 3个定时器, UART , SPI , I& SUP2 ; ç [Value line, 16 MHz STM8S 8-bit MCU, 8 Kbytes Flash, 128 bytes data EEPROM, 10-bit ADC, 3 timers, UART, SPI, I²C]
分类和应用: 闪存可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 99 页 / 952 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM8S003F3P6的Datasheet PDF文件第7页浏览型号STM8S003F3P6的Datasheet PDF文件第8页浏览型号STM8S003F3P6的Datasheet PDF文件第9页浏览型号STM8S003F3P6的Datasheet PDF文件第10页浏览型号STM8S003F3P6的Datasheet PDF文件第12页浏览型号STM8S003F3P6的Datasheet PDF文件第13页浏览型号STM8S003F3P6的Datasheet PDF文件第14页浏览型号STM8S003F3P6的Datasheet PDF文件第15页  
STM8S003K3 STM8S003F3
SWIM
Product overview
Single wire interface module for direct access to the debug module and memory programming.
The interface can be activated in all device operation modes. The maximum data transmission
speed is 145 bytes/ms.
Debug module
The non-intrusive debugging module features a performance close to a full-featured emulator.
Beside memory and peripherals, also CPU operation can be monitored in real-time by means
of shadow registers.
R/W to RAM and peripheral registers in real-time
R/W access to all resources by stalling the CPU
Breakpoints on all program-memory instructions (software breakpoints)
Two advanced breakpoints, 23 predefined configurations
4.3
Interrupt controller
Nested interrupts with three software priority levels
32 interrupt vectors with hardware priority
Up to 27 external interrupts on 6 vectors including TLI
Up to 37 external interrupts on 6 vectors including TLI
Trap and reset interrupts
4.4
Flash program memory and data EEPROM
8 Kbytes of Flash program single voltage Flash memory
true data
128 bytes ofbyte area EEPROM
User option
Write protection (WP)
Write protection of Flash program memory and data EEPROM is provided to avoid unintentional
overwriting of memory that could result from a user software malfunction.
There are two levels of write protection. The first level is known as MASS (memory access
security system). MASS is always enabled and protects the main Flash program memory,
the data EEPROM, and the option bytes.
To perform in-application programming (IAP), this write protection can be removed by writing
a MASS key sequence in a control register. This allows the application to modify the content
of the main program memory and data EEPROM, or to reprogram the device option bytes.
A second level of write protection, can be enabled to further protect a specific area of memory
known as UBC (user boot code). Refer to the figure below.
The size of the UBC is programmable through the UBC option byte, in increments of 1 page
(64-byte block) by programming the UBC option byte in ICP mode.
This divides the program memory into two areas:
Main program memory: 8 Kbytes minus UBC
User-specific boot code (UBC): Configurable up to 8 Kbytes
DocID018576 Rev 2
11/99