欢迎访问ic37.com |
会员登录 免费注册
发布采购

VIPER100A-E 参数 Datasheet PDF下载

VIPER100A-E图片预览
型号: VIPER100A-E
PDF下载: 下载PDF文件 查看货源
内容描述: SMPS PRIMARY I.C. [SMPS PRIMARY I.C.]
分类和应用:
文件页数/大小: 31 页 / 350 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号VIPER100A-E的Datasheet PDF文件第7页浏览型号VIPER100A-E的Datasheet PDF文件第8页浏览型号VIPER100A-E的Datasheet PDF文件第9页浏览型号VIPER100A-E的Datasheet PDF文件第10页浏览型号VIPER100A-E的Datasheet PDF文件第12页浏览型号VIPER100A-E的Datasheet PDF文件第13页浏览型号VIPER100A-E的Datasheet PDF文件第14页浏览型号VIPER100A-E的Datasheet PDF文件第15页  
VIPer100A-E/ASP-E
5 Operation Description
5
5.1
Operation Description
Current Mode Topology:
The current mode control method, like the one integrated in the VIPer100A-E/ASP-E, uses two
control loops - an inner current control loop and an outer loop for voltage control. When the
Power MOSFET output transistor is on, the inductor current (primary side of the transformer) is
monitored with a SenseFET technique and converted into a voltage V
S
proportional to this
current. When V
S
reaches V
COMP
(the amplified output voltage error) the power switch is
switched off. Thus, the outer voltage control loop defines the level at which the inner loop
regulates peak current through the power switch and the primary winding of the transformer.
Excellent open loop D.C. and dynamic line regulation is ensured due to the inherent input
voltage feedforward characteristic of the current mode control. This results in improved line
regulation, instantaneous correction to line changes, and better stability for the voltage
regulation loop.
Current mode topology also ensures good limitation in case there is a short circuit. During the
first phase the output current increases slowly following the dynamic of the regulation loop.
Then it reaches the maximum limitation current internally set and finally stops because the
power supply on V
DD
is no longer correct. For specific applications the maximum peak current
internally set can be overridden by externally limiting the voltage excursion on the COMP pin.
An integrated blanking filter inhibits the PWM comparator output for a short time after the
integrated Power MOSFET is switched on. This function prevents anomalous or premature
termination of the switching pulse in case there are current spikes caused by primary side
capacitance or secondary side rectifier reverse recovery time.
5.2
Stand-by Mode
Stand-by operation in nearly open load conditions automatically leads to a burst mode
operation allowing voltage regulation on the secondary side. The transition from normal
operation to burst mode operation happens for a power P
STBY
given by :
1
2
F
-
P
STBY
= -- L
P
I STBY SW
2
Where:
L
P
is the primary inductance of the transformer. F
SW
is the normal switching frequency.
I
STBY
is the minimum controllable current, corresponding to the minimum on time that the
device is able to provide in normal operation. This current can be computed as :
(
t
b
+ t
d
)V
IN
I
STBY
= -----------------------------
L
p
t
b
+ t
d
is the sum of the blanking time and of the propagation time of the internal current sense
and comparator, and represents roughly the minimum on time of the device. Note: that PSTBY
may be affected by the efficiency of the converter at low load, and must include the power
drawn on the primary auxiliary voltage.
11/31