欢迎访问ic37.com |
会员登录 免费注册
发布采购

THC63LVDF64B 参数 Datasheet PDF下载

THC63LVDF64B图片预览
型号: THC63LVDF64B
PDF下载: 下载PDF文件 查看货源
内容描述: LVDS的24Bit / 18bit的色彩HOST -LCD面板接口接收器 [LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER]
分类和应用:
文件页数/大小: 10 页 / 159 K
品牌: THINE [ THINE ELECTRONICS, INC. ]
 浏览型号THC63LVDF64B的Datasheet PDF文件第2页浏览型号THC63LVDF64B的Datasheet PDF文件第3页浏览型号THC63LVDF64B的Datasheet PDF文件第4页浏览型号THC63LVDF64B的Datasheet PDF文件第5页浏览型号THC63LVDF64B的Datasheet PDF文件第6页浏览型号THC63LVDF64B的Datasheet PDF文件第7页浏览型号THC63LVDF64B的Datasheet PDF文件第8页浏览型号THC63LVDF64B的Datasheet PDF文件第9页  
THC63LVDF84B/THC63LVDF64B_Rev2.0
THC63LVDF84B/THC63LVDF64B
LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER
General Description
The THC63LVDF84B/THC63LVDF64B receiver sup-
ports wide VCC range(2.5~3.6V). At single 2.5V sup-
ply, the THC63LVDF84B/THC63LVDF64B reduces
EMI and power consumption.
The THC63LVDF84B receiver convert the four
LVDS(Low Voltage Differential Signaling) data streams
back into 28bits of CMOS/TTL data with falling edge
clock.
At a transmit clock frequency of 85MHz, 28bits of RGB
data and 4bits of LCD timing and control data
(HSYNC, VSYNC, CNTL1, CNTL2) are transmitted at
a rate of 2.3Gbps.
Also the THC63LVDF64B receiver convert the three
LVDS data streams back into 21bits of CMOS/TTL data
with falling edge clock.
At a transmit clock frequency of 85MHz, 21bits of RGB
data and 4bits of LCD timing and control data
(HSYNC, VSYNC, CNTL1, CNTL2) are transmitted at
a rate of 1.78Gbps.
Features
Wide VCC range: 2.5~3.6V
Wide dot clock range: 20-85MHz suited for VGA,
SVGA, XGA and SXGA (VCC=3.0~3.6V)
Wide dot clock range: 20-70MHz suited for VGA,
SVGA, XGA and SXGA (VCC=2.5V~3.6V)
PLL requires No external components
Rx power consumption < 80mW @VCC 2.5V,
Low profile 56 Lead or 48 Lead TSSOP Package
Pin compatible with THC63LVDF84A/F64A
65MHz Grayscale
Power-Down Mode
Block Diagram
THC63LVDF84B
CMOS/TTL
OUTPUT
LVDS TO TTL PARALLEL
RA0-6
RA +/-
RB0-6
RC0-6
RD0-6
DATA
(LVDS)
RB +/-
RC +/-
THC63LVDF64B
CMOS/TTL
OUTPUT
LVDS TO TTL PARALLEL
RA +/-
RB +/-
RC +/-
RD +/-
7
7
7
7
7
7
7
RA0-6
RB0-6
RC0-6
DATA
(LVDS)
CLOCK
(LVDS) RCLK +/-
20 to 85MHz
PLL
RECEIVER
CLOCK OUT
(20 to 85MHz)
/PDWN
CLOCK
(LVDS) RCLK +/-
20 to 85MHz
PLL
RECEIVER
CLOCK OUT
(20 to 85MHz)
/PDWN
(140-595Mbit/On Each LVDS Channel)
Copyright 2001-2003 THine Electronics, Inc. All rights reserved
1
THine Electronics, Inc.