欢迎访问ic37.com |
会员登录 免费注册
发布采购

THC63LVDF64B 参数 Datasheet PDF下载

THC63LVDF64B图片预览
型号: THC63LVDF64B
PDF下载: 下载PDF文件 查看货源
内容描述: LVDS的24Bit / 18bit的色彩HOST -LCD面板接口接收器 [LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER]
分类和应用:
文件页数/大小: 10 页 / 159 K
品牌: THINE [ THINE ELECTRONICS, INC. ]
 浏览型号THC63LVDF64B的Datasheet PDF文件第2页浏览型号THC63LVDF64B的Datasheet PDF文件第3页浏览型号THC63LVDF64B的Datasheet PDF文件第4页浏览型号THC63LVDF64B的Datasheet PDF文件第5页浏览型号THC63LVDF64B的Datasheet PDF文件第7页浏览型号THC63LVDF64B的Datasheet PDF文件第8页浏览型号THC63LVDF64B的Datasheet PDF文件第9页浏览型号THC63LVDF64B的Datasheet PDF文件第10页  
THC63LVDF84B/THC63LVDF64B _Rev2.0
Switching Characteristics
VCC= 2.5V ~ 3.6V, Ta = -10
°C
~ +70
°C
Symbo
l
t
RCP
t
RCH
t
RCL
t
RCD
t
RS
t
RH
t
TLH
t
THL
t
RIP1
t
RIP0
t
RIP6
t
RIP5
t
RIP4
t
RIP3
t
RIP2
t
RPLL
Parameter
CLK OUT Period
CLK OUT High Time
CLK OUT Low Time
RCLK +/- to CLK OUT Delay
TTL Data Setup to CLK OUT
TTL Data Hold from CKL OUT
TTL Low to High Transition Time
TTL High to Low Transition Time
Input Data Position0 (T = 11.76ns)
Input Data Position1 (T = 11.76ns)
Input Data Position2 (T = 11.76ns)
Input Data Position3 (T = 11.76ns)
Input Data Position4 (T = 11.76ns)
Input Data Position5 (T = 11.76ns)
Input Data Position6 (T = 11.76ns)
Phase Lock Loop Set
-0.4
T/7-0.4
2T/7-0.4
3T/7-0.4
4T/7-0.4
5T/7-0.4
6T/7-0.4
0.35T-0.3
0.45T-1.6
2.0
1.8
0.0
T/7
2T/7
3T/7
4T/7
5T/7
6T/7
3.0
3.0
0.4
T/7+0.4
2T/7+0.4
3T/7+0.4
4T/7+0.4
5T/7+0.4
6T/7+0.4
10.0
VCC = 3.0 - 3.6V
VCC = 2.5 - 3.6V
Min.
11.76
14.28
Typ.
T
T
4T/7
3T/7
5T/7
Max.
50.0
50.0
Unit
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
AC Timing Diagrams
TTL Output
80%
20%
80%
8pF
TTL Output
20%
TTL Output Load
t
TLH
t
THL
Copyright 2001-2003 THine Electronics, Inc. All rights reserved
6
THine Electronics, Inc.