欢迎访问ic37.com |
会员登录 免费注册
发布采购

BQ2201SN 参数 Datasheet PDF下载

BQ2201SN图片预览
型号: BQ2201SN
PDF下载: 下载PDF文件 查看货源
内容描述: 非易失性SRAM控制器单元 [SRAM Nonvolatile Controller Unit]
分类和应用: 电源电路电源管理电路静态存储器光电二极管控制器
文件页数/大小: 12 页 / 109 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号BQ2201SN的Datasheet PDF文件第2页浏览型号BQ2201SN的Datasheet PDF文件第3页浏览型号BQ2201SN的Datasheet PDF文件第4页浏览型号BQ2201SN的Datasheet PDF文件第5页浏览型号BQ2201SN的Datasheet PDF文件第6页浏览型号BQ2201SN的Datasheet PDF文件第7页浏览型号BQ2201SN的Datasheet PDF文件第8页浏览型号BQ2201SN的Datasheet PDF文件第9页  
bq2201
SRAM Nonvolatile Controller Unit
Features
®
Power monitoring and switching
for 3-volt battery-backup applica-
tions
®
Write-protect control
®
3-volt primary cell inputs
®
L e s s th an 10 ns chip- e nabl e
propagation delay
®
5% or 10% supply operation
General Description
The CMOS bq2201 SRAM Nonvolatile
Controller Unit provides all necessary
functions for converting a standard
CMOS SRAM into nonvolatile
read/write memory.
A precision comparator monitors the
5V V
CC
input for an out-of-tolerance
condition. When out of tolerance is
detected, a conditioned chip-enable
output is forced inactive to write-
protect any standard CMOS SRAM.
During a power failure, the external
SRAM is switched from the V
CC
supply to one of two 3V backup sup-
plies. On a subsequent power-up, the
SRAM is write-protected until a
power-valid condition exists.
The bq2201 is footprint- and timing-
compatible with industry stan-
dards with the added benefit of a
chip-enable propagation delay of
less than 10ns.
Pin Connections
Pin Names
V
OUT
BC
1
—BC
2
NC
V
OUT
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
NC
Supply output
3-volt primary backup cell inputs
Threshold select input
chip-enable active low input
Conditioned chip-enable output
+5-volt supply input
Ground
No Connect
THS
V
CC
NC
BC
1
NC
CE
CON
NC
CE
VOUT
BC2
THS
VSS
1
2
3
4
8
7
6
5
VCC
BC1
CECON
CE
NC
BC
2
NC
THS
NC
CE
CE
CON
V
CC
V
SS
NC
8-Pin Narrow DIP or SOIC
PN220101.eps
VSS
16-Pin SOIC
PN2201E.eps
Functional Description
An external CMOS static RAM can be battery-backed
using the V
OUT
and the conditioned chip-enable output
pin from the bq2201. As V
CC
slews down during a power
failure, the conditioned chip-enable output CE
CON
is
forced inactive independent of the chip-enable input CE.
This activity unconditionally write-protects external
SRAM as V
CC
falls to an out-of-tolerance threshold V
PFD
.
V
PFD
is selected by the threshold select input pin, THS.
If THS is tied to V
SS
, power-fail detection occurs at 4.62V
typical for 5% supply operation. If THS is tied to V
CC
,
power-fail detection occurs at 4.37V typical for 10% sup-
ply operation. The THS pin must be tied to V
SS
or V
CC
for
proper operation.
If a memory access is in process during power-fail detec-
tion, that memory cycle continues to completion before the
memory is write-protected. If the memory cycle is not ter-
minated within time t
WPT
, the CE
CON
output is uncondi-
tionally driven high, write-protecting the memory.
Oct. 1998 D
1