欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDC339NSR 参数 Datasheet PDF下载

CDC339NSR图片预览
型号: CDC339NSR
PDF下载: 下载PDF文件 查看货源
内容描述: 具有三态输出时钟驱动器 [CLOCK DRIVER WITH 3-STATE OUTPUTS]
分类和应用: 时钟驱动器逻辑集成电路光电二极管输出元件信息通信管理
文件页数/大小: 13 页 / 281 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号CDC339NSR的Datasheet PDF文件第2页浏览型号CDC339NSR的Datasheet PDF文件第3页浏览型号CDC339NSR的Datasheet PDF文件第4页浏览型号CDC339NSR的Datasheet PDF文件第5页浏览型号CDC339NSR的Datasheet PDF文件第6页浏览型号CDC339NSR的Datasheet PDF文件第7页浏览型号CDC339NSR的Datasheet PDF文件第8页浏览型号CDC339NSR的Datasheet PDF文件第9页  
SCAS331 − DECEMBER 1992 − REVISED MARCH 1994
CDC339
CLOCK DRIVER
WITH 3 STATE OUTPUTS
D
Low Output Skew, Low Pulse Skew for
D
D
Clock-Distribution and Clock-Generation
Applications
TTL-Compatible Inputs and Outputs
Distributes One Clock Input to Eight
Outputs
− Four Same-Frequency Outputs
− Four Half-Frequency Outputs
Distributed V
CC
and Ground Pins Reduce
Switching Noise
High-Drive Outputs (− 48-mA I
OH
,
48-mA I
OL
)
State-of-the-Art EPIC-ΙΙB
BiCMOS Design
Significantly Reduces Power Dissipation
Package Options Include Plastic
Small-Outline (DW) and Shrink
Small-Outline (DB) Packages
DB OR DW PACKAGE
(TOP VIEW)
D
D
D
D
Y3
GND
Y4
V
CC
OE
CLR
V
CC
Q4
GND
Q3
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
Y2
GND
Y1
V
CC
CLK
GND
V
CC
Q1
GND
Q2
description
The CDC339 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring
synchronized output signals at both the primary clock frequency and one-half the primary clock frequency. The
four Y outputs switch in phase and at the same frequency as the clock (CLK) input. The four Q outputs switch
at one-half the frequency of CLK.
When the output-enable (OE) input is low and the clear (CLR) input is high, the Y outputs follow CLK and the
Q outputs toggle on low-to-high transitions of CLK. Taking CLR low asynchronously resets the Q outputs to the
low level. When OE is high, the outputs are in the high-impedance state.
The CDC339 is characterized for operation from − 40°C to 85°C.
FUNCTION TABLE
INPUTS
OE
H
L
L
L
L
CLR
X
L
L
H
H
CLK
X
L
H
L
OUTPUTS
Y1−Y4
Z
L
H
L
H
Q1−Q4
Z
L
L
Q0†
Q0†
† The level of the Q outputs before the
indicated steady-state input conditions were
established.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
1994, Texas Instruments Incorporated
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
1