欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX3223ECDBR 参数 Datasheet PDF下载

MAX3223ECDBR图片预览
型号: MAX3223ECDBR
PDF下载: 下载PDF文件 查看货源
内容描述: 3V至5.5V多通道RS - 232线路驱动器/接收器【 15 kV ESD保护 [3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH 【15-kV ESD PROTECTION]
分类和应用: 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
文件页数/大小: 18 页 / 331 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MAX3223ECDBR的Datasheet PDF文件第2页浏览型号MAX3223ECDBR的Datasheet PDF文件第3页浏览型号MAX3223ECDBR的Datasheet PDF文件第4页浏览型号MAX3223ECDBR的Datasheet PDF文件第5页浏览型号MAX3223ECDBR的Datasheet PDF文件第7页浏览型号MAX3223ECDBR的Datasheet PDF文件第8页浏览型号MAX3223ECDBR的Datasheet PDF文件第9页浏览型号MAX3223ECDBR的Datasheet PDF文件第10页  
MAX3223E  
3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER  
WITH ±15-kV ESD PROTECTION  
www.ti.com  
SLLS707JANUARY 2006  
RECEIVER SECTION  
Electrical Characteristics(1)  
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)  
PARAMETER  
TEST CONDITIONS  
IOH = –1 mA  
MIN  
TYP(2)  
MAX UNIT  
VOH High-level output voltage  
VCC – 0.6  
VCC – 0.1  
V
VOL  
Low-level output voltage  
IOL = 1.6 mA  
VCC = 3.3 V  
VCC = 5 V  
0.4  
2.4  
2.4  
V
1.6  
1.9  
VIT+ Positive-going input threshold voltage  
VIT– Negative-going input threshold voltage  
V
VCC = 3.3 V  
VCC = 5 V  
0.6  
0.6  
1.1  
V
1.4  
Vhys Input hysteresis (VIT+ – VIT–  
)
0.5  
V
IOZ  
ri  
Output leakage current  
Input resistance  
EN = VCC  
±0.05  
5
µA  
kΩ  
VI = ±3 V to ±25 V  
3
(1) Test conditions are C1–C4 = 0.1 µF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2–C4 = 0.33 µF at VCC = 5 V ± 0.5 V.  
(2) All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C.  
Switching Characteristics(1)  
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)  
PARAMETER  
Propagation delay time, low- to high-level output  
Propagation delay time, high- to low-level output  
Output enable time  
TEST CONDITIONS  
CL = 150 pF, See Figure 3  
TYP(2) UNIT  
tPLH  
tPHL  
ten  
150  
150  
200  
200  
50  
ns  
ns  
ns  
ns  
ns  
CL = 150 pF, See Figure 3  
CL = 150 pF, RL = 3 k, See Figure 4  
CL = 150 pF, RL = 3 k, See Figure 4  
See Figure 3  
tdis  
Output disable time  
Pulse skew(3)  
tsk(p)  
(1) Test conditions are C1–C4 = 0.1 µF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2–C4 = 0.33 µF at VCC = 5 V ± 0.5 V.  
(2) All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C.  
(3) Pulse skew is defined as |tPLH – tPHL| of each channel of the same device.  
6
Submit Documentation Feedback