RM48L930
RM48L730
RM48L530
SPNS176–SEPTEMBER 2011
www.ti.com
2.4.1.7 Inter-Integrated Circuit Interface Module (I2C)
Table 2-10. PGE Inter-Integrated Circuit Interface Module (I2C)
Terminal
Signal
Type
Default
Pull State
Pull Type
Description
Signal Name
144
PGE
MIBSPI3NCS[2]/I2C_SDA/N2HET1[27]
MIBSPI3NCS[3]/I2C_SCL/N2HET1[29]
4
3
I/O
Pull Up
Programmable, I2C serial data, or GIO
20uA
I2C serial clock, or GIO
2.4.1.8 Standard Serial Peripheral Interface (SPI)
Table 2-11. PGE Standard Serial Peripheral Interface (SPI)
Terminal
Signal
Type
Default
Pull State
Pull Type
Description
Signal Name
144
PGE
N2HET1[0]/SPI4CLK
25
24
23
30
I/O
Pull Down Programmable, SPI4 clock, or GIO
20uA
N2HET1[03]/SPI4NCS[0]/N2HET2[10]
N2HET1[01]/SPI4NENA/N2HET2[8]
N2HET1[02]/SPI4SIMO
SPI4 chip select, or GIO
SPI4 enable, or GIO
SPI4 slave-input
master-output, or GIO
N2HET1[05]/SPI4SOMI/N2HET2[12]
31
SPI4 slave-output
master-input, or GIO
2.4.1.9 Multi-Buffered Serial Peripheral Interface Modules (MibSPI)
Table 2-12. PGE Multi-Buffered Serial Peripheral Interface Modules (MibSPI)
Terminal
Signal
Type
Default
Pull State
Pull Type
Description
Signal Name
144
PGE
MIBSPI1CLK
95
105
130
40
I/O
Pull Up
Programmable, MibSPI1 clock, or GIO
20uA
MIBSPI1NCS[0]/MIBSPI1SOMI[1]
MIBSPI1NCS[1]/N2HET1[17]/
MIBSPI1NCS[2]/N2HET1[19]/
N2HET1[15]/MIBSPI1NCS[4]
N2HET1[24]/MIBSPI1NCS[5]
MIBSPI1NENA/N2HET1[23]
MIBSPI1SIMO
MibSPI1 chip select, or
GIO
41
Pull Down Programmable, MibSPI1 chip select, or
20uA GIO
91
96
Pull Up
Programmable, MibSPI1 enable, or GIO
20uA
93
MibSPI1 slave-in
master-out, or GIO
N2HET1[08]/MIBSPI1SIMO[1]
106
Pull Down Programmable, MibSPI1 slave-in
20uA master-out, or GIO
MIBSPI1SOMI
94
Pull Up
Programmable, MibSPI1 slave-out
20uA master-in, or GIO
MIBSPI1NCS[0]/MIBSPI1SOMI[1]
105
16
Device Package and Terminal Functions
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: RM48L930 RM48L730 RM48L530
TI [ TEXAS INSTRUMENTS ]
