欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN65MLVD3DRBR 参数 Datasheet PDF下载

SN65MLVD3DRBR图片预览
型号: SN65MLVD3DRBR
PDF下载: 下载PDF文件 查看货源
内容描述: 单M- LVDS接收器 [SINGLE M-LVDS RECEIVERS]
分类和应用:
文件页数/大小: 17 页 / 341 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN65MLVD3DRBR的Datasheet PDF文件第2页浏览型号SN65MLVD3DRBR的Datasheet PDF文件第3页浏览型号SN65MLVD3DRBR的Datasheet PDF文件第4页浏览型号SN65MLVD3DRBR的Datasheet PDF文件第5页浏览型号SN65MLVD3DRBR的Datasheet PDF文件第6页浏览型号SN65MLVD3DRBR的Datasheet PDF文件第7页浏览型号SN65MLVD3DRBR的Datasheet PDF文件第8页浏览型号SN65MLVD3DRBR的Datasheet PDF文件第9页  
www.ti.com
SLLS767 – NOVEMBER 2006
SINGLE M-LVDS RECEIVERS
FEATURES
Low-Voltage Differential 30-Ω to 55-Ω Line
Receivers for Signaling Rates
(1)
up to
250Mbps; Clock Frequencies up to 125MHz
SN65MLVD2 Type-1 Receiver Incorporates 25
mV of Input Threshold Hysteresis
SN65MLVD3 Type-2 Receiver Provides 100
mV Offset Threshold to Detect Open-Circuit
and Idle-Bus Conditions
Wide Receiver Input Common-Mode Voltage
Range, –1 V to 3.4 V, Allows 2 V of Ground
Noise
Improved V
IT
(35 mV)
Meets or Exceeds the M-LVDS Standard
TIA/EIA-899 for Multipoint Topology
High Input Impedance with Low Supply
Voltage
Bus-Pin HBM ESD Protection Exceeds 9 kV
Packaged in 8-Pin SON (DRB) 70% Smaller
Than 8-Pin SOIC
The signaling rate of a line is the number of voltage
transitions that are made per second, expressed in the units
bps (bits per second).
APPLICATIONS
Parallel Multipoint Data and Clock
Transmission via Backplanes and Cables
Cellular Base Stations
Central Office Switches
Network Switches and Routers
PACKAGE AND PIN-OUT
SN65MLVD2DRB
SN65MLVD3DRB
SON-8
(1)
V
CC
RE
R
GND
1
2
3
4
8
7
6
5
V
CC
B
A
GND
DESCRIPTION
The SN65MLVD2 and SN65MLVD3 are single-channel M-LVDS receivers. These devices are designed in full
compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to
250 Mbps. Each receiver channel is controlled by a receive enable (RE). When RE = low, the corresponding
channel is enabled; when RE = high, the corresponding channel is disabled.
The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers
(SN65MLVD2) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with
loss of input; Type-2 receivers (SN65MLVD3) implement a failsafe by using an offset threshold. Receiver
outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.
The devices are characterized for operation from –40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006, Texas Instruments Incorporated