欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74AC563DBRE4 参数 Datasheet PDF下载

SN74AC563DBRE4图片预览
型号: SN74AC563DBRE4
PDF下载: 下载PDF文件 查看货源
内容描述: 八路D型透明锁存器带3态输出 [OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS]
分类和应用: 总线驱动器总线收发器锁存器逻辑集成电路光电二极管输出元件
文件页数/大小: 13 页 / 391 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74AC563DBRE4的Datasheet PDF文件第2页浏览型号SN74AC563DBRE4的Datasheet PDF文件第3页浏览型号SN74AC563DBRE4的Datasheet PDF文件第4页浏览型号SN74AC563DBRE4的Datasheet PDF文件第5页浏览型号SN74AC563DBRE4的Datasheet PDF文件第6页浏览型号SN74AC563DBRE4的Datasheet PDF文件第7页浏览型号SN74AC563DBRE4的Datasheet PDF文件第8页浏览型号SN74AC563DBRE4的Datasheet PDF文件第9页  
SN54AC563, SN74AC563
OCTAL D TYPE TRANSPARENT LATCHES
WITH 3 STATE OUTPUTS
SCAS552C − NOVEMBER 1995 − REVISED OCTOBER 2003
D
D
D
D
D
D
2-V to 6-V V
CC
Operation
Inputs Accept Voltages to 6 V
Max t
pd
of 9 ns at 5 V
3-State Inverting Outputs Drive Bus Lines
Directly
Full Parallel Access for Loading
Flow-Through Architecture to Optimize
PCB Layout
SN54AC563 . . . J OR W PACKAGE
SN74AC563 . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
description/ordering information
The ’AC563 devices are octal D-type transparent
latches with 3-state outputs. When the
latch-enable (LE) input is high, the Q outputs
follow the complements of the data (D) inputs.
When LE is taken low, the Q outputs are latched
at the inverse logic levels set up at the D inputs.
A buffered output-enable (OE) input can be used
to place the eight outputs in either a normal logic
state (high or low logic levels) or the
high-impedance state. In the high-impedance
state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and
increased drive provide the capability to drive bus
lines without need for interface or pullup
components.
OE does not affect internal operations of the
latches. Old data can be retained or new data can
be entered while the outputs are in the
high-impedance state.
ORDERING INFORMATION
TA
PDIP − N
SOIC − DW
−40°C to 85 C
−40 C 85°C
SOP − NS
SSOP − DB
TSSOP − PW
CDIP − J
−55°C to 125 C
−55 C 125°C
CFP − W
LCCC − FK
PACKAGE†
Tube
Tube
Tape and reel
Tape and reel
Tape and reel
Tube
Tape and reel
Tube
Tube
Tube
OE
1D
2D
3D
4D
5D
6D
7D
8D
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
LE
SN54AC563 . . . FK PACKAGE
(TOP VIEW)
2D
1D
OE
V
CC
3D
4D
5D
6D
7D
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
1Q
2Q
3Q
4Q
5Q
6Q
ORDERABLE
PART NUMBER
SN74AC563N
SN74AC563DW
SN74AC563DWR
SN74AC563NSR
SN74AC563DBR
SN74AC563PW
SN74AC563PWR
SNJ54AC563J
SNJ54AC563W
SNJ54AC563FK
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
POST OFFICE BOX 655303
Copyright
2003, Texas Instruments Incorporated
DALLAS, TEXAS 75265
8D
GND
CLK
8Q
7Q
TOP-SIDE
MARKING
SN74AC563N
AC563
AC563
AC563
AC563
SNJ54AC563J
SNJ54AC563W
SNJ54AC563FK
1