欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74AUP1G57DRLRG4 参数 Datasheet PDF下载

SN74AUP1G57DRLRG4图片预览
型号: SN74AUP1G57DRLRG4
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗可配置的多功能的门 [LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE]
分类和应用:
文件页数/大小: 18 页 / 548 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第2页浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第3页浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第4页浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第5页浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第6页浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第7页浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第8页浏览型号SN74AUP1G57DRLRG4的Datasheet PDF文件第9页  
LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE
www.ti.com
SCES503G – NOVEMBER 2003 – REVISED APRIL 2007
FEATURES
Available in the Texas Instruments
NanoFree™ Packages
Low Static-Power Consumption
(I
CC
= 0.9
µA
Max)
Low Dynamic-Power Consumption
(C
pd
= 4.3 pF Typ at 3.3 V)
Low Input Capacitance (C
i
= 1.5 pF Typ)
Low Noise – Overshoot and Undershoot
<10% of V
CC
I
off
Supports Partial-Power-Down Mode
Operation
Includes Schmitt-Trigger Inputs
Wide Operating V
CC
Range of 0.8 V to 3.6 V
Optimized for 3.3-V Operation
3.6-V I/O Tolerant to Support Mixed-Mode
Signal Operation
t
pd
= 5.3 ns Max at 3.3 V
Suitable for Point-to-Point Applications
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Performance Tested Per JESD 22
– 2000-V Human-Body Model
(A114-B, Class II)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
ESD Protection Exceeds
±5000
V With
Human-Body Model
In1
In1
In2
GND
GND
In2
In1
GND
In2
In0
In0
In0
DRY PACKAGE
(TOP VIEW)
6
W
In2
IE
V
GND
2
V
5
CC
E
R
3 4
P
In0
Y
YZP PACKAGE
(BOTTOM VIEW)
YFP PACKAGE
(BOTTOM VIEW)
In1
1
In0
GND
In1
In2
In0
W
IE
GND
V
In1
RE
In2
P
DESCRIPTION/ORDERING INFORMATION
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable
applications. This family ensures a very low static and dynamic power consumption across the entire V
CC
range
of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity,
which produces very low undershoot and overshoot characteristics.
The SN74AUP1G57 features configurable multiple functions. The output state is determined by eight patterns of
3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and noninverter. All
inputs can be connected to V
CC
or GND.
The device functions as an independent gate with Schmitt-trigger inputs, which allow for slow input transition
and better switching noise immunity at the input.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
UNLESS OTHERWISE NOTED this document contains
PRODUCTION DATA information current as of publication date.
Products conform to specifications per the terms of Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2003–2007, Texas Instruments Incorporated