欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LVC541A 参数 Datasheet PDF下载

SN74LVC541A图片预览
型号: SN74LVC541A
PDF下载: 下载PDF文件 查看货源
内容描述: 八路缓冲器/驱动器,具有三态输出 [OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS]
分类和应用: 驱动器输出元件
文件页数/大小: 9 页 / 126 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74LVC541A的Datasheet PDF文件第2页浏览型号SN74LVC541A的Datasheet PDF文件第3页浏览型号SN74LVC541A的Datasheet PDF文件第4页浏览型号SN74LVC541A的Datasheet PDF文件第5页浏览型号SN74LVC541A的Datasheet PDF文件第6页浏览型号SN74LVC541A的Datasheet PDF文件第7页浏览型号SN74LVC541A的Datasheet PDF文件第8页浏览型号SN74LVC541A的Datasheet PDF文件第9页  
SN54LVC541A, SN74LVC541A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCAS298H – JANUARY 1993 – REVISED JUNE 1998
D
D
D
D
D
D
D
D
EPIC
(Enhanced-Performance Implanted
CMOS) Submicron Process
Typical V
OLP
(Output Ground Bounce)
< 0.8 V at V
CC
= 3.3 V, T
A
= 25°C
Typical V
OHV
(Output V
OH
Undershoot)
> 2 V at V
CC
= 3.3 V, T
A
= 25°C
Power Off Disables Outputs, Permitting
Live Insertion
Supports Mixed-Mode Signal Operation on
All Ports (5-V Input/Output Voltage With
3.3-V V
CC
)
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
Latch-Up Performance Exceeds 250 mA Per
JESD 17
Package Options Include Plastic
Small-Outline (DW), Shrink Small-Outline
(DB), Thin Shrink Small-Outline (PW), and
Ceramic Flat (W) Packages, Ceramic Chip
Carriers (FK), and DIPs (J)
SN54LVC541A . . . J OR W PACKAGE
SN74LVC541A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)
OE1
A1
A2
A3
A4
A5
A6
A7
A8
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
OE2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
SN54LVC541A . . . FK PACKAGE
(TOP VIEW)
A2
A1
OE1
V
CC
description
The SN54LVC541A octal buffer/driver is designed
for 2.7-V to 3.6-V V
CC
operation and the
SN74LVC541A octal buffer/driver is designed for
1.65-V to 3.6-V V
CC
operation.
The ’LVC541A devices are ideal for driving bus
lines or buffering memory address registers.
A3
A4
A5
A6
A7
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
OE2
Y1
Y2
Y3
Y4
Y5
These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board
layout.
The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output enable (OE1 or OE2)
input is high, all eight outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators
in a mixed 3.3-V/5-V system environment.
The SN54LVC541A is characterized for operation over the full military temperature range of –55°C to 125°C.
The SN74LVC541A is characterized for operation from –40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
©
1998, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
A8
GND
Y8
Y7
Y6
1