欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LVTH125NSRG4 参数 Datasheet PDF下载

SN74LVTH125NSRG4图片预览
型号: SN74LVTH125NSRG4
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 -V ABT翻两番总线缓冲器,三态输出 [3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS]
分类和应用: 输出元件
文件页数/大小: 17 页 / 549 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第2页浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第3页浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第4页浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第5页浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第6页浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第7页浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第8页浏览型号SN74LVTH125NSRG4的Datasheet PDF文件第9页  
SN54LVTH125, SN74LVTH125
3.3 V ABT QUADRUPLE BUS BUFFERS
WITH 3 STATE OUTPUTS
SCBS703I − AUGUST 1997 − REVISED OCTOBER 2003
D
Support Mixed-Mode Signal Operation (5-V
D
D
D
Input and Output Voltages With 3.3-V V
CC
)
Support Unregulated Battery Operation
Down to 2.7 V
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25°C
I
off
and Power-Up 3-State Support Hot
Insertion
D
Bus Hold on Data Inputs Eliminates the
D
D
Need for External Pullup/Pulldown
Resistors
Latch-Up Performance Exceeds 500 mA Per
JESD 17
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
SN54LVTH125 . . . FK PACKAGE
(TOP VIEW)
1OE
1OE
1A
1Y
2OE
2A
2Y
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
4OE
4A
4Y
3OE
3A
3Y
1
14
13
4OE
12
4A
11
4Y
10
3OE
9
3A
1A
1Y
2OE
2A
2Y
2
3
4
5
6
7
8
1Y
NC
2OE
NC
2A
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
1A
1OE
NC
V
CC
4OE
4A
NC
4Y
NC
3OE
NC − No internal connection
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
LXH125
LVTH125
LVTH125
LXH125
LXH125
LXH125
SNJ54LVTH125J
SNJ54LVTH125W
SNJ54LVTH125FK
Copyright
2003, Texas Instruments Incorporated
GND
3Y
V
CC
SN54LVTH125 . . . J OR W PACKAGE
SN74LVTH125 . . . D, DB, DGV, NS,
OR PW PACKAGE
(TOP VIEW)
SN74LVTH125 . . . RGY PACKAGE
(TOP VIEW)
description/ordering information
These bus buffers are designed specifically for low-voltage (3.3-V) V
CC
operation, but with the capability to
provide a TTL interface to a 5-V system environment.
The ’LVTH125 devices feature independent line drivers with 3-state outputs. Each output is in the
high-impedance state when the associated output-enable (OE) input is high.
ORDERING INFORMATION
TA
PACKAGE†
QFN − RGY
SOIC − D
SOP − NS
−40°C to 85°C
SSOP − DB
TSSOP − PW
TVSOP − DGV
CDIP − J
−55 C 125°C
−55°C to 125 C
CFP − W
LCCC − FK
Tape and reel
Tube
Tape and reel
Tape and reel
Tape and reel
Tube
Tape and reel
Tape and reel
Tube
Tube
Tube
SN74LVTH125RGYR
SN74LVTH125D
SN74LVTH125DR
SN74LVTH125NSR
SN74LVTH125DBR
SN74LVTH125PW
SN74LVTH125PWR
SN74LVTH125DGVR
SNJ54LVTH125J
SNJ54LVTH125W
SNJ54LVTH125FK
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2Y
GND
NC
3Y
3A
1