欢迎访问ic37.com |
会员登录 免费注册
发布采购

SNJ54LVC374AFK 参数 Datasheet PDF下载

SNJ54LVC374AFK图片预览
型号: SNJ54LVC374AFK
PDF下载: 下载PDF文件 查看货源
内容描述: 八路边沿触发D型触发器具有​​三态输出 [OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS]
分类和应用: 触发器输出元件
文件页数/大小: 21 页 / 628 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SNJ54LVC374AFK的Datasheet PDF文件第2页浏览型号SNJ54LVC374AFK的Datasheet PDF文件第3页浏览型号SNJ54LVC374AFK的Datasheet PDF文件第4页浏览型号SNJ54LVC374AFK的Datasheet PDF文件第5页浏览型号SNJ54LVC374AFK的Datasheet PDF文件第6页浏览型号SNJ54LVC374AFK的Datasheet PDF文件第7页浏览型号SNJ54LVC374AFK的Datasheet PDF文件第8页浏览型号SNJ54LVC374AFK的Datasheet PDF文件第9页  
SN54LVC374A, SN74LVC374A
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
www.ti.com
SCAS296N – JANUARY 1993 – REVISED MAY 2005
FEATURES
Operate From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max t
pd
of 6.5 ns at 3.3 V
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25°C
Typical V
OHV
(Output V
OH
Undershoot)
>2 V at V
CC
= 3.3 V, T
A
= 25°C
Support Mixed-Mode Signal Operation on
All Ports (5-V Input/Output Voltage
With 3.3-V V
CC
)
SN54LVC374A . . . J OR W PACKAGE
SN74LVC374A . . . DB, DGV, DW, N, NS,
OR PW PACKAGE
(TOP VIEW)
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
SN74LVC374A . . . RGY PACKAGE
(TOP VIEW)
SN54LVC374A . . . FK PACKAGE
(TOP VIEW)
V
CC
1D
1Q
OE
V
CC
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
1
OE
20
19
8Q
18
8D
17
7D
16
7Q
15
6Q
14
6D
13
5D
12
5Q
1Q
1D
2D
2Q
3Q
3D
4D
4Q
2
3
4
5
6
7
8
9
10
11
2D
2Q
3Q
3D
4D
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
8Q
8D
7D
7Q
6Q
6D
GND
DESCRIPTION/ORDERING INFORMATION
The SN54LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V
CC
operation, and the
SN74LVC374A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V
CC
operation.
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively
low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O)
ports, bidirectional bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D)
inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators
in a mixed 3.3-V/5-V system environment.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
CLK
Copyright © 1993–2005, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are
tested unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
4Q
GND
CLK
5Q
5D