TCM29C13A, TCM29C14A, TCM29C16A, TCM29C17A,
TCM129C13A, TC,129C14A, TCM129C16A, TCM129C17A
COMBINED SINGLE-CHIP PCM CODEC AND FILTER
SCTS030E – AUGUST 1989 – REVISED OCTOBER 1996
Terminal Functions (Continued)
TERMINAL
NO.
NAME
TCM29C13A
TCM129C13A
8
TCM29C14A
TCM129C14A
10
TCM29C16A
TCM29C17A
TCM129C16A
TCM129C17A
6
I/O
DESCRIPTION
PCM IN
I
Receive PCM input. PCM data is clocked in on PCM IN on eight
consecutive negative transitions of the receive data clock, which is
CLKR in fixed-data-rate timing and DCLKR in variable-data-rate
timing.
Transmit PCM output. PCM data is clocked out on PCM OUT on eight
consecutive positive transitions of the transmit data clock, which is
CLKX in fixed-data-rate timing and DCLKX in variable-data-rate
timing.
Power-down select. The device is inactive with a TTL low-level input
to this PDN and active with a TTL high-level input to this PDN.
Noninverting output of power amplifier. PWRO + drives transformer
hybrids or high-impedance loads directly in either a differential or a
single-ended configuration.
Inverting output of power amplifier. PWRO – is functionally identical
with and complementary to PWRO +.
Signaling bit output, receive channel. In the fixed-data-rate mode,
SIGR outputs the logical state of the 8th bit (LSB) of the PCM word
in the most recent signaling frame.
A-law and
µ-law
operation select. When connected to VBB, A-law is
selected. When connected to VCC or GND,
µ-law
is selected. When
not connected to VBB, it is a TTL-level input that is transmitted as the
eighth bit (LBS) of the PCM word during signaling frames on PCM
OUT (TCM29C14A and TCM129C14A only). SIGX/ASEL is
internally connected to provide
µ-law
operational for TCM29C16A
and TCM129C16A and A-law operation for TCM29C17A and
TCM129C17A.
Transmit channel time-slot strobe (output) or data clock (input) for the
transmit channel. In the fixed-data-rate mode, TSX/DCLKX is an
open-drain output to be used as an enable signal for a 3-state output
buffer. In the variable-data-rate mode, DCLKX becomes the transmit
data clock, which operates at a TTL level from 64 kHz to 2.048 MHz.
Most negative supply voltage. Input is – 5 V
±
5%.
Most positive supply voltage. Input is 5 V
±
5%.
PCM OUT
13
16
11
O
PDN
PWRO +
5
2
5
2
4
2
I
O
PWRO –
SIGR
3
3
8
3
O
O
SIGX/ASEL
15
18
I
TSX/DCLKX
14
17
12
I/O
VBB
VCC
1
20
1
24
1
16
4
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
TI [ TEXAS INSTRUMENTS ]
