欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLV320AIC23BRHDR 参数 Datasheet PDF下载

TLV320AIC23BRHDR图片预览
型号: TLV320AIC23BRHDR
PDF下载: 下载PDF文件 查看货源
内容描述: 具有集成耳机放大器立体声音频编解码8至96 kHz [STEREO AUDIO CODEC 8 TO 96 KHZ WITH INTEGRATED HEADPHONE AMPLIFIER]
分类和应用: 消费电路商用集成电路放大器PC
文件页数/大小: 50 页 / 491 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第17页浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第18页浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第19页浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第20页浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第22页浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第23页浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第24页浏览型号TLV320AIC23BRHDR的Datasheet PDF文件第25页  
3 How to Use the TLV320AIC23B
3.1 Control Interfaces
The TLV320AIC23B has many programmable features. The control interface is used to program the registers of the
device. The control interface complies with SPI (three-wire operation) and two-wire operation specifications. The
state of the MODE terminal selects the control interface type. The MODE pin must be hardwired to the required level.
MODE
0
1
INTERFACE
2-wire
SPI
3.1.1
SPI
In SPI mode, SDIN carries the serial data, SCLK is the serial clock and CS latches the data word into the
TLV320AIC23B. The interface is compatible with microcontrollers and DSPs with an SPI interface.
A control word consists of 16 bits, starting with the MSB. The data bits are latched on the rising edge of SCLK. A rising
edge on CS after the 16th rising clock edge latches the data word into the AIC (see Figure 3-1).
The control word is divided into two parts. The first part is the address block, the second part is the data block:
B[15:9]
B[8:0]
CS
Control Address Bits
Control Data Bits
SCLK
SDIN
3.1.2
2-Wire
In 2-wire mode, the data transfer uses SDIN for the serial data and SCLK for the serial clock. The start condition is
a falling edge on SDIN while SCLK is high. The seven bits following the start condition determine which device on
the 2-wire bus receives the data. R/W determines the direction of the data transfer. The TLV320AIC23B is a write only
device and responds only if R/W is 0. The device operates only as a slave device whose address is selected by setting
the state of the CS pin as follows.
CS STATE
(Default = 0)
0
1
ADDRESS
0011010
0011011
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
B15 B14 B13 B12 B11 B10 B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
MSB
LSB
Figure 3−1. SPI Timing
3−1