欢迎访问ic37.com |
会员登录 免费注册
发布采购

UCC3580D-3 参数 Datasheet PDF下载

UCC3580D-3图片预览
型号: UCC3580D-3
PDF下载: 下载PDF文件 查看货源
内容描述: 单端有源钳位/复位PWM [Single Ended Active Clamp/Reset PWM]
分类和应用: 稳压器开关式稳压器或控制器电源电路开关式控制器光电二极管信息通信管理
文件页数/大小: 16 页 / 567 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号UCC3580D-3的Datasheet PDF文件第2页浏览型号UCC3580D-3的Datasheet PDF文件第3页浏览型号UCC3580D-3的Datasheet PDF文件第4页浏览型号UCC3580D-3的Datasheet PDF文件第5页浏览型号UCC3580D-3的Datasheet PDF文件第6页浏览型号UCC3580D-3的Datasheet PDF文件第7页浏览型号UCC3580D-3的Datasheet PDF文件第8页浏览型号UCC3580D-3的Datasheet PDF文件第9页  
UCC1580-1,-2,-3,-4
UCC2580-1,-2,-3,-4
UCC3580-1,-2,-3,-4
Single Ended Active Clamp/Reset PWM
FEATURES
Provides Auxiliary Switch Activation
Complementary to Main Power
Switch Drive
Programmable deadtime (Turn-on
Delay) Between Activation of Each
Switch
Voltage Mode Control with
Feedforward Operation
Programmable Limits for Both
Transformer Volt- Second Product
and PWM Duty Cycle
High Current Gate Driver for Both
Main and Auxiliary Outputs
Multiple Protection Features with
Latched Shutdown and Soft Restart
Low Supply Current (100
mA
Startup,
1.5 mA Operation)
DESCRIPTION
The UCC3580 family of PWM controllers is designed to implement a variety
of active clamp/reset and synchronous rectifier switching converter topolo-
gies. While containing all the necessary functions for fixed frequency, high
performance pulse width modulation, the additional feature of this design is
the inclusion of an auxiliary switch driver which complements the main
power switch, and with a programmable deadtime or delay between each
transition. The active clamp/reset technique allows operation of single
ended converters beyond 50% duty cycle while reducing voltage stresses
on the switches, and allows a greater flux swing for the power transformer.
This approach also allows a reduction in switching losses by recovering en-
ergy stored in parasitic elements such as leakage inductance and switch
capacitance.
The oscillator is programmed with two resistors and a capacitor to set
switching frequency and maximum duty cycle. A separate synchronized
ramp provides a voltage feedforward pulse width modulation and a pro-
grammed maximum volt-second limit. The generated clock from the oscilla-
tor contains both frequency and maximum duty cycle information.
(continued)
BLOCK DIAGRAM
Pin Numbers refer to DIL-16 and SOIC-16 packages
UDG-95069-2
SLUS292C - FEBRUARY 1999 - REVISED MAY 2005