欢迎访问ic37.com |
会员登录 免费注册
发布采购

TC74HC166AFN 参数 Datasheet PDF下载

TC74HC166AFN图片预览
型号: TC74HC166AFN
PDF下载: 下载PDF文件 查看货源
内容描述: 8位移位寄存器( P-IN , S- OUT) [8-Bit Shift Register (P-IN, S-OUT)]
分类和应用: 移位寄存器
文件页数/大小: 11 页 / 504 K
品牌: TOSHIBA [ TOSHIBA SEMICONDUCTOR ]
 浏览型号TC74HC166AFN的Datasheet PDF文件第2页浏览型号TC74HC166AFN的Datasheet PDF文件第3页浏览型号TC74HC166AFN的Datasheet PDF文件第4页浏览型号TC74HC166AFN的Datasheet PDF文件第5页浏览型号TC74HC166AFN的Datasheet PDF文件第6页浏览型号TC74HC166AFN的Datasheet PDF文件第7页浏览型号TC74HC166AFN的Datasheet PDF文件第8页浏览型号TC74HC166AFN的Datasheet PDF文件第9页  
TC74HC166AP/AF/AFN
TOSHIBA CMOS Digital Integrated Circuit
Silicon Monolithic
TC74HC166AP,TC74HC166AF,TC74HC166AFN
8-Bit Shift Register (P-IN, S-OUT)
The TC74HC166A is a high speed CMOS 8-BIT
PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER
fabricated with silicon gate C
2
MOS technology.
It achieves the high speed operation similar to equivalent
LSTTL while maintaining the CMOS low power dissipation.
It consists of parallel-in or serial-in, serial-out 8-bit shift
register with a gated clock input and an overriding clear input.
The parallel-in or serial-in modes are controlled by the
SHIFT/
LOAD
input. When the SHIFT/
LOAD
input is held
high, the serial data input is enabled and the eight flip-flops
perform serial shifting on each clock pulse. When held low, the
parallel data inputs are enabled and synchronous loading occurs
on the next clock pulse. Clocking is accomplished on the
low-to-high transition of the clock pulse. The CK-INH input
should be shifted high only while the CK input is held high. A
direct clear input overrides all other inputs, includng the clock,
and sets all the flip-flops to zero. Functional details are shown in
the truth table and the timing charts.
All inputs are equipped with protection circuits against static
discharge or transient excess voltage.
Note: xxxFN (JEDEC SOP) is not available in
Japan.
TC74HC166AP
TC74HC166AF
TC74HC166AFN
Features
High speed: f
max
= 57 MHz (typ.) at V
CC
= 5 V
Low power dissipation: I
CC
= 4
μA
(max) at Ta = 25°C
High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(min)
Output drive immunity: 10 LSTTL loads
Symmetrical output impedance: |I
OH
| = I
OL
= 4 mA (min)
Balanced propagation delays: t
pLH
t
pHL
Wide operating voltage range: V
CC
(opr) = 2 to 6 V
Pin and function compatible with 74LS166
Weight
DIP16-P-300-2.54A
SOP16-P-300-1.27A
SOL16-P-150-1.27
: 1.00 g (typ.)
: 0.18 g (typ.)
: 0.13 g (typ.)
Pin Assignment
1
2007-10-01