欢迎访问ic37.com |
会员登录 免费注册
发布采购

TC7SP3125TU 参数 Datasheet PDF下载

TC7SP3125TU图片预览
型号: TC7SP3125TU
PDF下载: 下载PDF文件 查看货源
内容描述: 低电压/低功耗1位双电源总线缓冲器 [Low Voltage/Low Power 1-Bit Dual Supply Bus Buffer]
分类和应用: 总线驱动器总线收发器逻辑集成电路光电二极管
文件页数/大小: 10 页 / 225 K
品牌: TOSHIBA [ TOSHIBA SEMICONDUCTOR ]
 浏览型号TC7SP3125TU的Datasheet PDF文件第2页浏览型号TC7SP3125TU的Datasheet PDF文件第3页浏览型号TC7SP3125TU的Datasheet PDF文件第4页浏览型号TC7SP3125TU的Datasheet PDF文件第5页浏览型号TC7SP3125TU的Datasheet PDF文件第6页浏览型号TC7SP3125TU的Datasheet PDF文件第7页浏览型号TC7SP3125TU的Datasheet PDF文件第8页浏览型号TC7SP3125TU的Datasheet PDF文件第9页  
TC7SP3125TU
TOSHIBA Digital Integrated Circuit
Silicon Monolithic
TC7SP3125TU
Low Voltage/Low Power 1-Bit Dual Supply Bus Buffer
The TC7SP3125 is a dual supply, advanced high-speed CMOS
1-bit dual supply voltage interface bus buffer fabricated with
silicon gate CMOS technology.
It is also designed with over voltage tolerant inputs and
outputs up to 3.6 V.
Designed for use as an interface between a 1.2-V, 1.5-V, 1.8-V,
or 2.5-V bus and a 1.8-V, 2.5-V or 3.6-V bus in mixed 1.2-V, 1.5-V,
1.8-V or 2.5-V/1.8-V, 2.5-V or 3.6-V supply systems.
The A-input interfaces with the 1.2-V, 1.5-V, 1.8-V or 2.5-V bus,
the B-output with the 1.8-V, 2.5-V, 3.3-V bus.
Weight: 0.007 g (typ.)
The enable input (OE) can be used to disable the device so that
the signal lines are effectively isolated.
All inputs are equipped with protection circuits against static discharge or transient excess voltage.
Features
(Note)
Level converter for interfacing 1.2-V to 1.8-V, 1.2-V to 2.5-V, 1.2-V to 3.3-V, 1.5-V to 2.5-V, 1.5-V to 3.3-V, 1.8-V
to 2.5-V, 1.8-V to 3.3-V or 2.5 V to 3.3-V system.
High-speed operation : t
pd
= 6.8 ns (max) (V
CCA
=
2.5
±
0.2 V, V
CCB
=
3.3
±
0.3 V)
t
pd
= 7.8 ns (max) (V
CCA
=
1.8
±
0.15 V, V
CCB
=
3.3
±
0.3 V)
t
pd
= 8.6 ns (max) (V
CCA
=
1.5
±
0.1 V, V
CCB
=
3.3
±
0.3 V)
t
pd
= 22 ns (max) (V
CCA
=
1.2
±
0.1 V, V
CCB
=
3.3
±
0.3 V)
t
pd
= 9.5 ns (max) (V
CCA
=
1.8
±
0.15 V, V
CCB
=
2.5
±
0.2 V)
t
pd
= 10.5 ns (max) (V
CCA
=
1.5
±
0.15 V, V
CCB
=
2.5
±
0.2 V)
t
pd
= 23 ns (max) (V
CCA
=
1.2
±
0.15 V, V
CCB
=
2.5
±
0.2 V)
t
pd
= 30 ns (max) (V
CCA
=
1.2
±
0.1 V, V
CCB
=
1.8
±
0.15 V)
Output current : I
OH
/I
OL
= ±12
mA (min) (V
CC
=
3.0 V)
I
OH
/I
OL
= ±9mA
(min) (V
CC
=
2.3 V)
I
OH
/I
OL
= ±3
mA (min) (V
CC
=
1.65 V)
Latch-up performance:
-300
mA
ESD performance: Machine model
≥ ±200
V
Human body model
≥ ±2000
V
Ultra-small package: UF6
Low current consumption : Using the new circuit significantly reduces current consumption when
OE
= “H”.
Suitable for battery-driven applications such as PDAs and cellular phones.
3.6-V tolerant function and power-down protection provided on all inputs and outputs.
Note: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.
1
2007-10-19