欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC8460-EVAL 参数 Datasheet PDF下载

TMC8460-EVAL图片预览
型号: TMC8460-EVAL
PDF下载: 下载PDF文件 查看货源
内容描述: [Integrated EtherCAT Slave Controller]
分类和应用:
文件页数/大小: 145 页 / 4600 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC8460-EVAL的Datasheet PDF文件第7页浏览型号TMC8460-EVAL的Datasheet PDF文件第8页浏览型号TMC8460-EVAL的Datasheet PDF文件第9页浏览型号TMC8460-EVAL的Datasheet PDF文件第10页浏览型号TMC8460-EVAL的Datasheet PDF文件第12页浏览型号TMC8460-EVAL的Datasheet PDF文件第13页浏览型号TMC8460-EVAL的Datasheet PDF文件第14页浏览型号TMC8460-EVAL的Datasheet PDF文件第15页  
TMC8460 PRELIMINARY, CONFIDENTIAL TARGET, NON-RELEASE VERSION Datasheet (V014 / 2015-Aug-31)  
GENERAL PURPOSE IOS  
There are up to 8 outputs or up to 8 inputs  
Each IO is individually configurable  
INCREMENTAL ENCODER UNIT  
Incremental encoder inputs (ABN) with configurable counting constant, polarity, N-signal behavior  
and latch on N-signal  
32 bit count register  
STEP & DIRECTION UNIT  
Simple internal step rate generator  
Configurable step pulse width and polarity  
Continuous mode or one-shot mode with configurable step number  
Counter for steps that have been done  
3-CH PWM  
configurable frequency, duty cycle, polarity, dead times, polarity per ch
SPI MASTER INTERFACE  
To directly connect to a TMC driver/controller or othr SPI sves  
Up to 4 slaves  
Configurable speed, mode, datagram width uto 4 bits onger datagrams are possible)  
IRQ / EVENT OUTPUT  
Common IRQ signal to indicate variouevents trigered by the MFCIO block  
Mask register to enable/dable cetain evnt triggers  
WATCHDOG  
Configurable for all nd outpts  
Outputs will be asswith onfigurable level @ watchdog event  
Inputs will triger a tchdog event only  
ECAT SoF anDI SPI Chip Select can be monitored with watchdog as well  
EMERGENCNPUT  
If usonal outputs are set to a configurable safe state when the switch is not actively  
driven
Low activmust be pulled high for normal operation if used.  
2.2 Configuration Options  
The TMC8460 must be configured after power-up for proper operation. The EtherCAT part is automatically  
configured using configuration data from the connected I2C EEPROM.  
The MFCIO block can also be configured using EEPROM configuration data. The EEPROM must therefore  
contain additional configuration data with category ‘1’, which is automatically copied to ESC  
configuration RAM at addresses 0x0580:0x05FF.  
Another way to configure the MFCIO block is to directly write the configuration bits to this RAM area  
using the ECAT or the PDI interface.