欢迎访问ic37.com |
会员登录 免费注册
发布采购

DG538ADN 参数 Datasheet PDF下载

DG538ADN图片预览
型号: DG538ADN
PDF下载: 下载PDF文件 查看货源
内容描述: 4- / 8通道宽带视频多路复用器 [4-/8-Channel Wideband Video Multiplexers]
分类和应用: 复用器
文件页数/大小: 16 页 / 143 K
品牌: VISHAY [ VISHAY TELEFUNKEN ]
 浏览型号DG538ADN的Datasheet PDF文件第2页浏览型号DG538ADN的Datasheet PDF文件第3页浏览型号DG538ADN的Datasheet PDF文件第4页浏览型号DG538ADN的Datasheet PDF文件第5页浏览型号DG538ADN的Datasheet PDF文件第6页浏览型号DG538ADN的Datasheet PDF文件第7页浏览型号DG538ADN的Datasheet PDF文件第8页浏览型号DG538ADN的Datasheet PDF文件第9页  
DG534A/538A
Vishay Siliconix
4-/8-Channel Wideband Video Multiplexers
FEATURES
D
Wide Bandwidth: 500 MHz
D
Very Low Crosstalk: –97 dB @ 5 MHz
D
On-Board TTL-Compatible Latches with
Readback
D
Optional Negative Supply
D
Low r
DS(on)
: 45
W
D
Single-Ended or Differential Operation
D
Latch-up Proof
BENEFITS
D
D
D
D
D
D
D
Improved System Bandwidth
Improved Channel Off-Isolation
Simplified Logic Interfacing
High-Speed Readback
Allows Bipolar Signal Swings
Reduced Insertion Loss
Allows Differential Signal Switching
APPLICATIONS
D
Wideband Signal Routing and
Multiplexing
D
Video Switchers
D
ATE Systems
D
Infrared Imaging
D
Ultrasound Imaging
DESCRIPTION
The DG534A is a digitally selectable 4-channel or dual
2-channel multiplexer. The DG538A is an 8-channel or dual
4-channel multiplexer. On-chip TTL-compatible address
decoding logic and latches with data readback are included to
simplify the interface to a microprocessor data bus. The low
on-resistance and low capacitance of the these devices make
them ideal for wideband data multiplexing and video and audio
signal routing in channel selectors and crosspoint arrays. An
optional negative supply pin allows the handling of bipolar
signals without dc biasing.
The DG534A/DG538A are built on a D/CMOS process that
combines n-channel DMOS switching FETs with low-power
CMOS control logic, drivers and latches. The low-capacitance
DMOS FETs are connected in a “T” configuration to achieve
extremely high levels of off isolation. Crosstalk is reduced to
–97 dB at 5 MHz by including a ground line between adjacent
signal paths. An epitaxial layer prevents latch-up.
For more information refer to Vishay Siliconix applications
note AN502.
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG534ADJ
Dual-In-Line
V+
GND
D
A
V+
S
A1
GND
S
A2
4/2
RS
WR
1
2
3
4
5
6
7
8
Latches/Drivers
9
12
11
Top View
EN
A
0
9
WR
10 11 12 13
EN
I/O
A1
A0
A
1
10
20 NC
19 D
B
18 V–
17 S
B1
16 GND
15 S
B2
14 V
L
13 I/O
S
A1
GND
S
A2
4/2
RS
4
5
6
7
8
Latch/Drivers
18 S
B1
17 GND
16 S
B2
15 V
L
14 NC
DG534ADN
PLCC
GND
DB
DA
V–
3
2
1
20 19
Top View
Document Number: 70069
S-05734—Rev. G, 29-Jan-02
www.vishay.com
1