欢迎访问ic37.com |
会员登录 免费注册
发布采购

X28VC256SI-55 参数 Datasheet PDF下载

X28VC256SI-55图片预览
型号: X28VC256SI-55
PDF下载: 下载PDF文件 查看货源
内容描述: 5伏,可变的字节E2PROM [5 Volt, Byte Alterable E2PROM]
分类和应用: 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 24 页 / 111 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X28VC256SI-55的Datasheet PDF文件第2页浏览型号X28VC256SI-55的Datasheet PDF文件第3页浏览型号X28VC256SI-55的Datasheet PDF文件第4页浏览型号X28VC256SI-55的Datasheet PDF文件第5页浏览型号X28VC256SI-55的Datasheet PDF文件第6页浏览型号X28VC256SI-55的Datasheet PDF文件第7页浏览型号X28VC256SI-55的Datasheet PDF文件第8页浏览型号X28VC256SI-55的Datasheet PDF文件第9页  
X28VC256
256K
X28VC256
5 Volt, Byte Alterable E
2
PROM
DESCRIPTION
32K x 8 Bit
FEATURES
Access Time: 45ns
Simple Byte and Page Write
—Single 5V Supply
— No External High Voltages or V
PP
Control
Circuits
—Self-Timed
— No Erase Before Write
— No Complex Programming Algorithms
—No Overerase Problem
Low Power CMOS:
—Active: 80mA
—Standby: 10mA
Software Data Protection
—Protects Data Against System Level
Inadvertent Writes
High Speed Page Write Capability
Highly Reliable Direct Write
Cell
—Endurance: 100,000 Write Cycles
—Data Retention: 100 Years
Early End of Write Detection
—DATA Polling
—Toggle Bit Polling
The X28VC256 is a second generation high perfor-
mance CMOS 32K x 8 E
2
PROM. It is fabricated with
Xicor’s proprietary, textured poly floating gate tech-
nology, providing a highly reliable 5 Volt only nonvolatile
memory.
The X28VC256 supports a 128-byte page write opera-
tion, effectively providing a 24µs/byte write cycle and
enabling the entire memory to be typically rewritten in
less than 0.8 seconds. The X28VC256 also features
DATA
Polling and Toggle Bit Polling, two methods of
providing early end of write detection. The X28VC256
also supports the JEDEC standard Software Data Pro-
tection feature for protecting against inadvertent writes
during power-up and power-down.
Endurance for the X28VC256 is specified as a minimum
100,000 write cycles per byte and an inherent data
retention of 100 years.
PIN CONFIGURATION
PLASTIC DIP
CERDIP
FLAT PACK
SOIC
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
X28VC256
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VCC
WE
A13
A8
A9
A11
OE
A10
CE
I/O7
I/O6
I/O5
I/04
I/O3
LCC
PLCC
VCC
A12
A14
A13
WE
NC
A7
TSOP
4
A6
A5
A4
A3
A2
A1
A0
NC
I/O0
5
6
7
8
9
10
11
12
X28VC256
3
2
1 32 31 30
29
28
27
26
25
24
23
22
A8
A9
A11
NC
OE
A10
CE
I/O7
I/O6
21
13
14 15 16 17 18 19 20
A2
A1
A0
I/O0
I/O1
I/O2
NC
VSS
NC
I/O3
I/O4
I/O5
I/O6
I/O7
CE
A10
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
X28VC256
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A3
A4
A5
A6
A7
A12
A14
NC
VCC
NC
WE
A13
A8
A9
A11
OE
I/O1
I/O2
VSS
NC
I/O3
I/O4
I/O5
3869 FHD F02
3869 FHD F03
3869 ILL F22
©Xicor, Inc. 1991, 1995 Patents Pending
3869-2.6 4/2/96 T4/C4/D0 NS
1
Characteristics subject to change without notice