欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC2C128 参数 Datasheet PDF下载

XC2C128图片预览
型号: XC2C128
PDF下载: 下载PDF文件 查看货源
内容描述: 的CoolRunner -II CPLD系列 [CoolRunner-II CPLD Family]
分类和应用:
文件页数/大小: 16 页 / 208 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC2C128的Datasheet PDF文件第2页浏览型号XC2C128的Datasheet PDF文件第3页浏览型号XC2C128的Datasheet PDF文件第4页浏览型号XC2C128的Datasheet PDF文件第5页浏览型号XC2C128的Datasheet PDF文件第6页浏览型号XC2C128的Datasheet PDF文件第7页浏览型号XC2C128的Datasheet PDF文件第8页浏览型号XC2C128的Datasheet PDF文件第9页  
0
R
CoolRunner-II CPLD Family
0
0
DS090 (v3.1) September 11, 2008
Product Specification
-
SSTL2_1,SSTL3_1, and HSTL_1 on 128
macrocell and denser devices
- Hot pluggable
PLA architecture
- Superior pinout retention
- 100% product term routability across function block
Wide package availability including fine pitch:
- Chip Scale Package (CSP) BGA, Fine Line BGA,
TQFP, PQFP, VQFP, and QFN packages
- Pb-free available for all packages
Design entry/verification using Xilinx and industry
standard CAE tools
Free software support for all densities using Xilinx®
WebPACK™ tool
Industry leading nonvolatile 0.18 micron CMOS
process
- Guaranteed 1,000 program/erase cycles
- Guaranteed 20 year data retention
Features
Optimized for 1.8V systems
- Industry’s fastest low power CPLD
- Densities from 32 to 512 macrocells
Industry’s best 0.18 micron CMOS CPLD
- Optimized architecture for effective logic synthesis
- Multi-voltage I/O operation — 1.5V to 3.3V
Advanced system features
- Fastest in system programming
·
1.8V ISP using IEEE 1532 (JTAG) interface
- On-The-Fly Reconfiguration (OTF)
- IEEE1149.1 JTAG Boundary Scan Test
- Optional Schmitt trigger input (per pin)
- Multiple I/O banks on all devices
- Unsurpassed low power management
·
DataGATE external signal control
- Flexible clocking modes
·
Optional DualEDGE triggered registers
·
Clock divider (÷ 2,4,6,8,10,12,14,16)
·
CoolCLOCK
- Global signal options with macrocell control
·
Multiple global clocks with phase selection per
macrocell
·
Multiple global output enables
·
Global set/reset
- Abundant product term clocks, output enables and
set/resets
- Efficient control term clocks, output enables and
set/resets for each macrocell and shared across
function blocks
- Advanced design security
- Open-drain output option for Wired-OR and LED
drive
- Optional bus-hold, 3-state or weak pullup on select
I/O pins
- Optional configurable grounds on unused I/Os
- Mixed I/O voltages compatible with 1.5V, 1.8V,
2.5V, and 3.3V logic levels on all parts
XC2C32A
Macrocells
Max I/O
T
PD
(ns)
T
SU
(ns)
T
CO
(ns)
F
SYSTEM1
(MHz)
32
33
3.8
1.9
3.7
323
XC2C64A
64
64
4.6
2.0
3.9
263
Family Overview
Xilinx CoolRunner™-II CPLDs deliver the high speed and
ease of use associated with the XC9500/XL/XV CPLD fam-
ily with the extremely low power versatility of the XPLA3
family in a single CPLD. This means that the exact same
parts can be used for high-speed data communications/
computing systems and leading edge portable products,
with the added benefit of In System Programming. Low
power consumption and high-speed operation are com-
bined into a single family that is easy to use and cost effec-
tive. Clocking techniques and other power saving features
extend the users’ power budget. The design features are
supported starting with Xilinx ISE® 4.1i WebPACK tool.
Additional details can be found in
shows the macrocell capacity and key timing
parameters for the CoolRunner-II CPLD family.
Table 1:
CoolRunner-II CPLD Family Parameters
XC2C128
128
100
5.7
2.4
4.2
244
XC2C256
256
184
5.7
2.4
4.5
256
XC2C384
384
240
7.1
2.9
5.8
217
XC2C512
512
270
7.1
2.6
5.8
179
© 2002–2008 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS090 (v3.1) September 11, 2008
Product Specification
1