欢迎访问ic37.com |
会员登录 免费注册
发布采购

XCR22V10-10PC28C 参数 Datasheet PDF下载

XCR22V10-10PC28C图片预览
型号: XCR22V10-10PC28C
PDF下载: 下载PDF文件 查看货源
内容描述: 5V零功耗, TotalCMOS ,通用PLD器件 [5V Zero Power, TotalCMOS, Universal PLD Device]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 14 页 / 209 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XCR22V10-10PC28C的Datasheet PDF文件第2页浏览型号XCR22V10-10PC28C的Datasheet PDF文件第3页浏览型号XCR22V10-10PC28C的Datasheet PDF文件第4页浏览型号XCR22V10-10PC28C的Datasheet PDF文件第5页浏览型号XCR22V10-10PC28C的Datasheet PDF文件第6页浏览型号XCR22V10-10PC28C的Datasheet PDF文件第7页浏览型号XCR22V10-10PC28C的Datasheet PDF文件第8页浏览型号XCR22V10-10PC28C的Datasheet PDF文件第9页  
0
R
XCR22V10: 5V Zero Power,
TotalCMOS, Universal PLD Device
0
0*
DS048 (v1.1) February 10, 2000
Product Specification
Features
Industry's first TotalCMOS™ SPLD - both CMOS
design and process technologies
Fast Zero Power (FZP™) design technique provides
ultra-low power and high speed
- Static current of less than 75
µA
- Dynamic current substantially below that of
competing devices
- Pin-to-pin delay of only 7.5 ns
True Zero Power device with no turbo bits or power
down schemes
Function/JEDEC map compatible with Bipolar,
UVCMOS, EECMOS 22V10s
Multiple packaging options featuring PCB-friendly
flow-through pinouts (SOL and TSSOP)
- 24-pin TSOIC–uses 93% less in-system space than
a 28-pin PLCC
- 24-pin SOIC
- 28-pin PLCC with standard JEDEC pinout
Available in commercial and industrial operating ranges
Advanced 0.5µ E
2
CMOS process
1000 erase/program cycles guaranteed
20 years data retention guaranteed
Varied product term distribution with up to 16 product
terms per output for complex functions
Programmable output polarity
Synchronous preset/asynchronous reset capability
Security bit prevents unauthorized access
Electronic signature for identification
Design entry and verification using industry standard
CAE tools
Reprogrammable using industry standard device
programmers
Description
The XCR22V10 is the first SPLD to combine high perfor-
mance with low power, without the need for "turbo bits" or
other power down schemes. To achieve this, Xilinx has
used their FZP design technique, which replaces conven-
tional sense amplifier methods for implementing product
terms (a technique that has been used in PLDs since the
bipolar era) with a cascaded chain of pure CMOS gates.
This results in the combination of low power and high
speed that has previously been unattainable in the PLD
arena. For 3V operation, Xilinx offers the XCR22LV10 that
offers high speed and low power in a 3V implementation.
The XCR22V10 uses the familiar AND/OR logic array
structure, which allows direct implementation of
sum-of-products equations. This device has a programma-
ble AND array which drives a fixed OR array. The OR sum
of products feeds an "Output Macro Cell" (OMC), which can
be individually configured as a dedicated input, a combina-
torial output, or a registered output with internal feedback.
Functional Description
The XCR22V10 implements logic functions as
sum-of-products expressions in a programmable
-AND/fixed-OR logic array. User-defined functions are cre-
ated by programming the connections of input signals into
the array. User-configurable output structures in the form of
I/O macrocells further increase logic flexibility (Figure
1).
DS048 (v1.1) February 10, 2000
www.xilinx.com
1-800-255-7778
1