CS51411, CS51412, CS51413, CS51414
APPLICATIONS INFORMATION
THEORY OF OPERATION
The slope compensation signal is a fixed voltage ramp
provided by the oscillator. Adding this signal eliminates
subharmonic oscillation associated with the operation at
duty cycle greater than 50%. The artificial ramp also ensures
the proper PWM function when the output ripple voltage is
inadequate. The slope compensation signal is properly sized
to serve it purposes without sacrificing the transient
response speed.
Under load and line transient, not only the ramp signal
changes, but more significantly the DC component of the
feedback voltage varies proportionally to the output voltage.
FFB path connects both signals directly to the PWM
comparator. This allows instant modulation of the duty cycle
to counteract any output voltage deviations. The transient
response time is independent of the error amplifier
bandwidth. This eliminates the delay associated with error
amplifier and greatly improves the transient response time.
The error amplifier is used here to ensure excellent DC
accuracy.
V2 Control
The CS5141X family of buck regulators provides leading
edge technology, a high level of integration and high
operating frequencies allowing the layout of a switch–mode
power supply in a very small board area. These devices are
based on the proprietary V control architecture. V control
uses the output voltage and its ripple as the ramp signal,
providing an ease of use not generally associated with
voltage or current mode control. Improved line regulation,
load regulation and very fast transient response are also
major advantages.
2
2
S1
L1
V
IN
V
O
R1
C1
Duty Cycle
D1
Buck
Controller
Error Amplifier
Slope
Comp
The CS5141X has a transconductance error amplifier,
whose non–inverting input is connected to an Internal
Reference Voltage generated from the on–chip regulator.
Oscillator
+
FFB
The inverting input connects to the V pin. The output of
FB
Latch
R
S
the error amplifier is made available at the V pin. A typical
C
frequency compensation requires only a 0.1 µF capacitor
R2
+
−
SFB
connected between the V pin and ground, as shown in
C
−
+
V
C
Figure 1. This capacitor and error amplifier’s output
resistance (approximately 8.0 MΩ) create a low frequency
V
REF
PWM
Comparator
+
2
pole to limit the bandwidth. Since V control does not
–
Error
Amplifier
require a high bandwidth error amplifier, the frequency
compensation is greatly simplified.
2
V
Control
The V pin is clamped below Output High Voltage. This
C
allows the regulator to recover quickly from over current or
short circuit conditions.
Figure 3. Buck Converter with V2 Control.
As shown in Figure 3, there are two voltage feedback
paths in V control, namely FFB(Fast Feedback) and
Oscillator and Sync Feature (CS51411 and CS51413 only)
The on–chip oscillator is trimmed at the factory and
requires no external components for frequency control. The
high switching frequency allows smaller external
components to be used, resulting in a board area and cost
savings. The tight frequency tolerance simplifies magnetic
components selection. The switching frequency is reduced
2
SFB(Slow Feedback). In FFB path, the feedback voltage
connects directly to the PWM comparator. This feedback
path carries the ramp signal as well as the output DC voltage.
Artificial ramp derived from oscillator is added to the
feedback signal to improve stability. The other feedback
path SFB connects the feedback voltage to the error
to 25% of the nominal value when the V pin voltage is
FB
amplifier whose output V feeds to the other input of the
C
below Frequency Foldback Threshold. In short circuit or
over–load conditions, this reduces the power dissipation of
the IC and external components.
PWM comparator. In a constant frequency mode, the
oscillator signal sets the output latch and turns on the switch
S1. This starts a new switch cycle. The ramp signal,
composed of both artificial ramp and output ripple,
An external clock signal can sync CS51411/CS51414 to
a higher frequency. The rising edge of the sync pulse turns
on the power switch to start a new switching cycle, as shown
in Figure 4. There is approximately 0.5 µs delay between the
eventually comes across the V voltage, and consequently
C
resets the latch to turn off the switch. The switch S1 will turn
on again at the beginning of the next switch cycle. In a buck
converter, the output ripple is determined by the ripple
current of the inductor L1 and the ESR (equivalent series
resistor) of the output capacitor C1.
rising edge of the sync pulse and rising edge of the V pin
SW
voltage. The sync threshold is TTL logic compatible, and
duty cycle of the sync pulses can vary from 10% to 90%. The
http://onsemi.com
6