ANALOG OUTPUTS
The current into the VREFH input depends on the DAC output
voltages and can vary from a few microamps to approxi-
mately 0.5 milliamp. The VREFH source will not be required
to sink current, only source it. Bypassing the reference
voltage or voltages with at least a 0.1uF capacitor placed as
close to the DAC7624/25 package is strongly recommended.
When VSS = –5V (dual supply operation), the output ampli-
fier can swing to within 2.25V of the supply rails, guaran-
teed over the –40°C to +85°C temperature range. With VSS
= 0V (single-supply operation), the output can swing to
ground. Note that the settling time of the output op-amp will
be longer with voltages very near ground. Also, care must be
taken when measuring the zero-scale error when VSS = 0V.
Since the output voltage cannot swing below ground, the
output voltage may not change for the first few digital input
codes (000H, 001H, 002H, etc.) if the output amplifier has a
negative offset.
DIGITAL INTERFACE
Table I shows the basic control logic for the DAC7624/25.
Note that each internal register is level triggered and not
edge triggered. When the appropriate signal is LOW, the
register becomes transparent. When this signal is returned
HIGH, the digital word currently in the register is latched.
The first set of registers (the Input Registers) are triggered
via the A0, A1, R/W, and CS inputs. Only one of these
registers is transparent at any given time. The second set of
registers (the DAC Registers) are all transparent when LDAC
input is pulled LOW.
The behavior of the output amplifier can be critical in some
applications. Under short circuit conditions (DAC output
shorted to ground), the output amplifier can sink a great deal
more current than it can source. See the specification table
for more details concerning short circuit current.
REFERENCE INPUTS
Each DAC can be updated independently by writing to the
appropriate Input Register and then updating the DAC
Register. Alternatively, the entire DAC Register set can be
configured as always transparent by keeping LDAC LOW—
the DAC update will occur when the Input Register is
written.
The reference inputs, VREFL and VREFH, can be any voltage
between VSS+2.25V and VDD–2.25V provided that VREFH is
at least 1.25V greater than VREFL. The minimum output of
each DAC is equal to VREFL plus a small offset voltage
(essentially, the offset of the output op-amp). The maximum
output is equal to VREFH plus a similar offset voltage. Note
that VSS (the negative power supply) must either be
connected to ground or must be in the range of –4.75V to
–5.25V. The voltage on VSS sets several bias points within
the converter, if VSS is not in one of these two configura-
tions, the bias values may be in error and proper operation
of the device is not guaranteed.
The double buffered architecture is mainly designed so that
each DAC Input Register can be written at any time and then
all DAC voltages updated simultaneously by pulling LDAC
LOW. It also allows a DAC Input Register to be written to
at any point and the DAC voltage to be synchronously
changed via a trigger signal connected to LDAC.
STATE OF
SELECTED
INPUT
SELECTED
INPUT
STATE OF
ALL DAC
A1
A0
R/W
CS
RESET
LDAC
REGISTER
REGISTER
REGISTERS
L(1)
L
H
H
L
L
H
L
H
L
H
L
H
L
H
L
H
X
X
X
L
L
L
L
L
L
L
L
H
H
H
H
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
H
H
X
H(2)
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
A
B
C
D
A
B
C
D
A
Transparent
Transparent
Transparent
Transparent
Transparent
Transparent
Transparent
Transparent
Readback
Readback
Readback
Readback
(All Latched)
(All Latched)
Reset(4)
Transparent
Transparent
Transparent
Transparent
Latched
Latched
Latched
Latched
Latched
Latched
Latched
Latched
Transparent
Latched
Reset(4)
L
H
H
H
H
H
H
H
H
L
L
H
H
L
L
B
C
D
H
H
X(3)
X
NONE
NONE
ALL
H
X
X
NOTES: (1) L = Logic LOW. (2) H= Logic HIGH. (3) X = Don’t Care. (4) DAC7624 resets to 800H, DAC7625 resets to 000H. When RESET rises, all registers that
are in their latched state retain the reset value.
TABLE I. DAC7624 and DAC7625 Control Logic Truth Table.
®
10
DAC7624/7625