欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C09269V-9AI 参数 Datasheet PDF下载

CY7C09269V-9AI图片预览
型号: CY7C09269V-9AI
PDF下载: 下载PDF文件 查看货源
内容描述: 同步SRAM | 16KX16 | CMOS | QFP | 100PIN |塑料\n [SYNC SRAM|16KX16|CMOS|QFP|100PIN|PLASTIC ]
分类和应用: 内存集成电路静态存储器时钟
文件页数/大小: 19 页 / 348 K
品牌: ETC [ ETC ]
 浏览型号CY7C09269V-9AI的Datasheet PDF文件第2页浏览型号CY7C09269V-9AI的Datasheet PDF文件第3页浏览型号CY7C09269V-9AI的Datasheet PDF文件第4页浏览型号CY7C09269V-9AI的Datasheet PDF文件第5页浏览型号CY7C09269V-9AI的Datasheet PDF文件第6页浏览型号CY7C09269V-9AI的Datasheet PDF文件第7页浏览型号CY7C09269V-9AI的Datasheet PDF文件第8页浏览型号CY7C09269V-9AI的Datasheet PDF文件第9页  
25/0251
CY7C09269V/79V/89V
CY7C09369V/79V/89V
3.3V 16K/32K/64K x 16/18
Synchronous Dual-Port Static RAM
Features
• True Dual-Ported memory cells which allow simulta-
neous access of the same memory location
• 6 Flow-Through/Pipelined devices
— 16K x 16/18 organization (CY7C09269V/369V)
— 32K x 16/18 organization (CY7C09279V/379V)
— 64K x 16/18 organization (CY7C09289V/389V)
• 3 Modes
— Flow-Through
— Pipelined
— Burst
• Pipelined output mode on both ports allows fast
100-MHz operation
• 0.35-micron CMOS for optimum speed/power
• High-speed clock to data access 6.5
[1, 2]
/7.5
[2]
/9/12 ns
(max.)
• 3.3V low operating power
— Active = 115 mA (typical)
— Standby = 10
µA
(typical)
• Fully synchronous interface for easier operation
• Burst counters increment addresses internally
— Shorten cycle times
— Minimize bus noise
— Supported in Flow-Through and Pipelined modes
Dual Chip Enables for easy depth expansion
Upper and Lower Byte Controls for Bus Matching
Automatic power-down
Commercial and Industrial temperature ranges
Available in 100-pin TQFP
Logic Block Diagram
R/W
L
UB
L
R/W
R
UB
R
CE
0L
CE
1L
LB
L
OE
L
1
0/1
1
0/1
0
0
CE
0R
CE
1R
LB
R
OE
R
FT/Pipe
L
[3]
0/1
1b 0b 1a 0a
b
a
0a 1a 0b 1b
a
b
0/1
FT/Pipe
R
8/9
[3]
8/9
I/O
8/9L
–I/O
15/17L
[4]
I/O
8/9R
–I/O
15/17R
8/9
I/O
Control
I/O
Control
8/9
14/15/16
I/O
0L
–I/O
7/8L
A
0L
–A
13/14/15L
CLK
L
ADS
L
CNTEN
L
CNTRST
L
[5]
I/O
0R
–I/O
7/8R
14/15/16
[4]
Counter/
Address
Register
Decode
True Dual-Ported
RAM Array
Counter/
Address
Register
Decode
A
0R
–A
13/14/15R
CLK
R
ADS
R
CNTEN
R
CNTRST
R
[5]
Notes:
1. Call for availability.
2. See page 6 for Load Conditions.
3. I/O
8
–I/O
15
for x16 devices; I/O
9
–I/O
17
for x18 devices.
4. I/O
0
–I/O
7
for x16 devices. I/O
0
–I/O
8
for x18 devices.
5. A
0
–A
13
for 16K; A
0
–A
14
for 32K; A
0
–A
15
for 64K devices.
For the most recent information, visit the Cypress web site at www.cypress.com
Cypress Semiconductor Corporation
• 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-06056 Rev. **
Revised September 21, 2001