Functional Block Diagram
DS100016-3
Pull-up Resistor Selection
Application Information
The LP3470’s Reset output structure is a simple open-drain
N-channel MOSFET switch. A pull-up resistor (R1) should be
Reset Timeout Period
connected to VCC
.
The Reset Timeout Period (tRP) is programmable using an
external capacitor (C1) connected to pin SRT of LP3470. A
Ceramic chip capacitor rated at or above 10V is sufficient.
The Reset Timeout Period (tRP) can be calculated using the
following formula:
R1 should be large enough to limit the current through the
output MOSFET (Q1) below 10 mA. A resistor value of more
than 680Ω guarantees this. R1 should also be small enough
to ensure a logic high while supplying all the leakage current
through the Reset pin. A resistor value of less than 68kΩ sat-
isfies this condition. A typical pull-up resistor value of 20 kΩ
is sufficient in most applications.
tRP (ms) = 2000 x C1 (µF).
For example a C1 of 100 nF will achieve a tRP of 200 ms. If
no delay due to tRP is needed in a certain application, the pin
SRT should be left floating.
Negative-Going VCC Transients
The LP3470 is relatively immune to short duration
negative-going VCC transients (glitches). The Typical Oper-
ating Characteristics show the Maximum Transient Duration
vs. Negative Transient Amplitude (graph titled Transient Re-
jection), for which reset pulses are not generated. This graph
shows the maximum pulse width a negative-going VCC tran-
sient may typically have without causing a reset pulse to be
issued. As the transient amplitude increases (i.e. goes far-
ther below the reset threshold), the maximum allowable
pulse width decreases. A 0.1 µF bypass capacitor mounted
close to VCC provides additional transient immunity.
Reset Output
In applications like microprocessor (µP) systems, errors
might occur in system operation during power-up,
power-down, or brownout conditions. It is imperative to
monitor the power supply voltage in order to prevent these
errors from occurring.
The LP3470 asserts a reset signal whenever the VCC supply
voltage is below a threshold (VRTH) voltage. Reset is guaran-
teed to be a logic low for VCC 0.5V. Once VCC exceeds the
reset threshold, the reset is kept asserted for a time period
(tRP) programmed by an external capacitor (C1); after this in-
terval Reset goes to logic high. If a brownout condition oc-
curs (monitored voltage falls below the reset threshold minus
a small hysteresis), Reset goes low. When VCC returns
above the reset threshold, Reset remains low for a time pe-
riod tRP before going to logic high.
>
5
www.national.com