欢迎访问ic37.com |
会员登录 免费注册
发布采购
所在地: 型号: 精确
  • 批量询价
  •  
  • 供应商
  • 型号
  • 数量
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
  •  
  • 北京元坤伟业科技有限公司

         该会员已使用本站17年以上

  • NAND512R3A2SZA6E
  • 数量-
  • 厂家-
  • 封装-
  • 批号-
  • -
  • QQ:857273081QQ:857273081 复制
    QQ:1594462451QQ:1594462451 复制
  • 010-62104931、62106431、62104891、62104791 QQ:857273081QQ:1594462451
更多
  • NAND512R3A2SZA6E图
  • 深圳市美思瑞电子科技有限公司

     该会员已使用本站12年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量9217 
  • 厂家MICRON 
  • 封装BGA 
  • 批号22+ 
  • 市场最低价!原厂原装假一罚十
  • QQ:2885659458QQ:2885659458 复制
    QQ:2885657384QQ:2885657384 复制
  • 0755-83952260 QQ:2885659458QQ:2885657384
  • NAND512R3A2SZA6E图
  • 集好芯城

     该会员已使用本站13年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量20862 
  • 厂家MICRON 
  • 封装BGA63 
  • 批号22+ 
  • 原装原厂现货
  • QQ:3008092965QQ:3008092965 复制
    QQ:3008092965QQ:3008092965 复制
  • 0755-83239307 QQ:3008092965QQ:3008092965
  • NAND512R3A2SZA6E图
  • 深圳市集创讯科技有限公司

     该会员已使用本站5年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量9500 
  • 厂家MICRO 
  • 封装BGA-63 
  • 批号24+ 
  • 原装进口正品现货,假一罚十价格优势
  • QQ:2885393494QQ:2885393494 复制
    QQ:2885393495QQ:2885393495 复制
  • 0755-83244680 QQ:2885393494QQ:2885393495
  • NAND512R3A2SZA6E图
  • HECC GROUP CO.,LIMITED

     该会员已使用本站17年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量8360 
  • 厂家Micron 
  • 封装BGA 
  • 批号24+ 
  • 假一罚万!专业内存、储存、闪存
  • QQ:3007947169QQ:3007947169 复制
    QQ:3007947210QQ:3007947210 复制
  • 755-83950895 QQ:3007947169QQ:3007947210
  • NAND512R3A2SZA6E图
  • HECC GROUP CO.,LIMITED

     该会员已使用本站17年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量8360 
  • 厂家Micron 
  • 封装BGA 
  • 批号24+ 
  • 假一罚万!专业内存、储存、闪存
  • QQ:3003818780QQ:3003818780 复制
    QQ:3003819484QQ:3003819484 复制
  • 0755-83950895 QQ:3003818780QQ:3003819484
  • NAND512R3A2SZA6E图
  • 深圳市宗天技术开发有限公司

     该会员已使用本站10年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量8000 
  • 厂家micron(镁光) 
  • 封装63-TFBGA 
  • 批号22+ 
  • 宗天技术 原装现货/假一赔十
  • QQ:444961496QQ:444961496 复制
    QQ:2824256784QQ:2824256784 复制
  • 0755-88601327 QQ:444961496QQ:2824256784
  • NAND512R3A2SZA6E图
  • 深圳市芯脉实业有限公司

     该会员已使用本站11年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量26800 
  • 厂家ST 
  • 封装NA 
  • 批号22+ 
  • 新到现货、一手货源、当天发货、bom配单
  • QQ:1435424310QQ:1435424310 复制
  • 0755-84507451 QQ:1435424310
  • NAND512R3A2SZA6E图
  • 深圳市科庆电子有限公司

     该会员已使用本站16年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量3941 
  • 厂家MIC 
  • 封装BGA 
  • 批号23+ 
  • 现货只售原厂原装可含13%税
  • QQ:2850188252QQ:2850188252 复制
    QQ:2850188256QQ:2850188256 复制
  • 0755 QQ:2850188252QQ:2850188256
  • NAND512R3A2SZA6E图
  • 深圳市芯脉实业有限公司

     该会员已使用本站11年以上
  • NAND512R3A2SZA6E 现货库存
  • 数量6980 
  • 厂家MICRON 
  • 封装BGA 
  • 批号22+ 
  • 新到现货、一手货源、当天发货、bom配单
  • QQ:2881512844QQ:2881512844 复制
  • 075584507705 QQ:2881512844
  • NAND512R3A2SZA6E图
  • 深圳市芯福林电子有限公司

     该会员已使用本站15年以上
  • NAND512R3A2SZA6E
  • 数量65000 
  • 厂家ST 
  • 封装BGA 
  • 批号23+ 
  • 真实库存全新原装正品!代理此型号
  • QQ:2881495753QQ:2881495753 复制
  • 0755-23605827 QQ:2881495753
  • NAND512R3A2SZA6E图
  • 深圳市龙腾新业科技有限公司

     该会员已使用本站17年以上
  • NAND512R3A2SZA6E
  • 数量12905 
  • 厂家MICRON 
  • 封装BGA63 
  • 批号24+ 
  • 原装原厂 现货现卖
  • QQ:562765057QQ:562765057 复制
    QQ:370820820QQ:370820820 复制
  • 0755-84509636 QQ:562765057QQ:370820820
  • NAND512R3A2SZA6E图
  • 深圳市正纳电子有限公司

     该会员已使用本站15年以上
  • NAND512R3A2SZA6E
  • 数量128000 
  • 厂家MICRON 
  • 封装BGA63 
  • 批号21+ 
  • 原装现货供应样品批量支持/接受订货/半导体&元器件
  • QQ:2881664480QQ:2881664480 复制
  • 0755-83532193 QQ:2881664480
  • NAND512R3A2SZA6E图
  • 深圳市隆亿诚科技有限公司

     该会员已使用本站3年以上
  • NAND512R3A2SZA6E
  • 数量3253 
  • 厂家MRON/美光 
  • 封装BGA 
  • 批号22+ 
  • 支持检测.现货价优!
  • QQ:778039761QQ:778039761 复制
  • -0755-82710221 QQ:778039761
  • NAND512R3A2SZA6E图
  • 深圳市美思瑞电子科技有限公司

     该会员已使用本站12年以上
  • NAND512R3A2SZA6E
  • 数量12245 
  • 厂家MICRON 
  • 封装BGA 
  • 批号22+ 
  • 现货,原厂原装假一罚十!
  • QQ:2885659458QQ:2885659458 复制
    QQ:2885657384QQ:2885657384 复制
  • 0755-83952260 QQ:2885659458QQ:2885657384
  • NAND512R3A2SZA6E图
  • 深圳市得捷芯城科技有限公司

     该会员已使用本站11年以上
  • NAND512R3A2SZA6E
  • 数量4450 
  • 厂家MRON/美光 
  • 封装NA/ 
  • 批号23+ 
  • 原装现货,当天可交货,原型号开票
  • QQ:3007977934QQ:3007977934 复制
    QQ:3007947087QQ:3007947087 复制
  • 0755-82546830 QQ:3007977934QQ:3007947087
  • NAND512R3A2SZA6E图
  • 深圳市晶美隆科技有限公司

     该会员已使用本站15年以上
  • NAND512R3A2SZA6E
  • 数量9500 
  • 厂家MICRO 
  • 封装BGA-63 
  • 批号24+ 
  • 原装进口正品现货,假一罚十价格优势
  • QQ:198857245QQ:198857245 复制
  • 0755-82865294 QQ:198857245
  • NAND512R3A2SZA6E图
  • 千层芯半导体(深圳)有限公司

     该会员已使用本站9年以上
  • NAND512R3A2SZA6E
  • 数量5500 
  • 厂家MICRON 
  • 封装SMD 
  • 批号2019+ 
  • 长期供应原装现货实单可谈
  • QQ:2685694974QQ:2685694974 复制
    QQ:2593109009QQ:2593109009 复制
  • 0755-83978748,0755-23611964,13760152475 QQ:2685694974QQ:2593109009
  • NAND512R3A2SZA6E图
  • 集好芯城

     该会员已使用本站13年以上
  • NAND512R3A2SZA6E
  • 数量12905 
  • 厂家MICRON 
  • 封装BGA63 
  • 批号最新批次 
  • 原装原厂 现货现卖
  • QQ:3008092965QQ:3008092965 复制
    QQ:3008092965QQ:3008092965 复制
  • 0755-83239307 QQ:3008092965QQ:3008092965
  • NAND512R3A2SZA6E图
  • 深圳市拓亿芯电子有限公司

     该会员已使用本站12年以上
  • NAND512R3A2SZA6E
  • 数量12500 
  • 厂家MICRON/美光 
  • 封装BGA 
  • 批号23+ 
  • 全新原装现货,假一赔十
  • QQ:1774550803QQ:1774550803 复制
    QQ:2924695115QQ:2924695115 复制
  • 0755-82777855 QQ:1774550803QQ:2924695115
  • NAND512R3A2SZA6E图
  • 北京中其伟业科技有限公司

     该会员已使用本站16年以上
  • NAND512R3A2SZA6E
  • 数量285 
  • 厂家STMICRO 
  • 封装Tube 96 
  • 批号16+ 
  • 特价,原装正品,绝对公司现货库存,原装特价!
  • QQ:2880824479QQ:2880824479 复制
  • 010-62104891 QQ:2880824479
  • NAND512R3A2SZA6E图
  • 北京齐天芯科技有限公司

     该会员已使用本站15年以上
  • NAND512R3A2SZA6E
  • 数量100000 
  • 厂家MICRON 
  • 封装N/A 
  • 批号2024+ 
  • 原装正品,假一罚十
  • QQ:2880824479QQ:2880824479 复制
    QQ:1344056792QQ:1344056792 复制
  • 010-62104931 QQ:2880824479QQ:1344056792
  • NAND512R3A2SZA6E图
  • 深圳市宏世佳电子科技有限公司

     该会员已使用本站13年以上
  • NAND512R3A2SZA6E
  • 数量5378 
  • 厂家Micron 
  • 封装63-TFBGA 
  • 批号2023+ 
  • 全新原厂原装产品、公司现货销售
  • QQ:2881894392QQ:2881894392 复制
    QQ:2881894393QQ:2881894393 复制
  • 0755-82556029 QQ:2881894392QQ:2881894393
  • NAND512R3A2SZA6E图
  • 深圳市宏世佳电子科技有限公司

     该会员已使用本站13年以上
  • NAND512R3A2SZA6E
  • 数量3715 
  • 厂家Micron 
  • 封装BGA63 
  • 批号2023+ 
  • 全新原厂原装产品、公司现货销售
  • QQ:2881894392QQ:2881894392 复制
    QQ:2881894393QQ:2881894393 复制
  • 0755-82556029 QQ:2881894392QQ:2881894393
  • NAND512R3A2SZA6E图
  • 深圳市欧立现代科技有限公司

     该会员已使用本站12年以上
  • NAND512R3A2SZA6E
  • 数量4548 
  • 厂家ST 
  • 封装NA 
  • 批号24+ 
  • 全新原装现货,欢迎询购!
  • QQ:1950791264QQ:1950791264 复制
    QQ:221698708QQ:221698708 复制
  • 0755-83222787 QQ:1950791264QQ:221698708
  • NAND512R3A2SZA6E图
  • 深圳市华芯盛世科技有限公司

     该会员已使用本站13年以上
  • NAND512R3A2SZA6E
  • 数量865000 
  • 厂家MICRON 
  • 封装BGA 
  • 批号最新批号 
  • 一级代理,原装特价现货!
  • QQ:2881475757QQ:2881475757 复制
  • 0755-83225692 QQ:2881475757
  • NAND512R3A2SZA6E图
  • 深圳市银鑫达科技有限公司

     该会员已使用本站10年以上
  • NAND512R3A2SZA6E
  • 数量2974 
  • 厂家MICRON(镁光) 
  • 封装BGA 
  • 批号20+ 
  • QQ:1229556666QQ:1229556666 复制
    QQ:164547788QQ:164547788 复制
  • 0755-82802007 QQ:1229556666QQ:164547788
  • NAND512R3A2SZA6E图
  • 深圳市华斯顿电子科技有限公司

     该会员已使用本站16年以上
  • NAND512R3A2SZA6E
  • 数量13500 
  • 厂家MICRON SEMICONDUCTOR 
  • 封装1260 
  • 批号2023+ 
  • 绝对原装正品现货/优势渠道商、原盘原包原盒
  • QQ:1002316308QQ:1002316308 复制
    QQ:515102657QQ:515102657 复制
  • 深圳分公司0755-83777708“进口原装正品专供” QQ:1002316308QQ:515102657
  • NAND512R3A2SZA6E图
  • 深圳市硅诺电子科技有限公司

     该会员已使用本站8年以上
  • NAND512R3A2SZA6E
  • 数量55909 
  • 厂家MICRON 
  • 封装BGA 
  • 批号17+ 
  • 原厂指定分销商,有意请来电或QQ洽谈
  • QQ:1091796029QQ:1091796029 复制
    QQ:916896414QQ:916896414 复制
  • 0755-82772151 QQ:1091796029QQ:916896414
  • NAND512R3A2SZA6E图
  • 深圳市斌腾达科技有限公司

     该会员已使用本站9年以上
  • NAND512R3A2SZA6E
  • 数量5280 
  • 厂家Micron Technology Inc. 
  • 封装63-TFBGA 
  • 批号18+ 
  • 进口原装!长期供应!绝对优势价格(诚信经营
  • QQ:2881704051QQ:2881704051 复制
    QQ:2881704535QQ:2881704535 复制
  • 0755-82815082 QQ:2881704051QQ:2881704535
  • NAND512R3A2SZA6E图
  • 深圳市英德州科技有限公司

     该会员已使用本站2年以上
  • NAND512R3A2SZA6E
  • 数量30000 
  • 厂家micron(镁光) 
  • 封装 
  • 批号1年内 
  • 原厂渠道 长期供应 正品保证
  • QQ:2355734291QQ:2355734291 复制
  • -0755-88604592 QQ:2355734291
  • NAND512R3A2SZA6E图
  • 深圳市羿芯诚电子有限公司

     该会员已使用本站7年以上
  • NAND512R3A2SZA6E
  • 数量8800 
  • 厂家MICRON/美光 
  • 封装BGA 
  • 批号新年份 
  • 羿芯诚只做原装,原厂渠道,价格优势可谈!
  • QQ:2853992132QQ:2853992132 复制
  • 0755-82570683 QQ:2853992132
  • NAND512R3A2SZA6E图
  • 深圳市意好科技有限公司

     该会员已使用本站15年以上
  • NAND512R3A2SZA6E
  • 数量3550 
  • 厂家Micron 
  • 封装原厂 
  • 批号24+ 
  • 中华地区销售
  • QQ:2853107358QQ:2853107358 复制
    QQ:2853107357QQ:2853107357 复制
  • 0755-88608316 QQ:2853107358QQ:2853107357
  • NAND512R3A2SZA6E图
  • 深圳市宇集芯电子有限公司

     该会员已使用本站6年以上
  • NAND512R3A2SZA6E
  • 数量99000 
  • 厂家MICRON 
  • 封装VFBGA63 
  • 批号23+ 
  • 一级代理进口原装现货、假一罚十价格合理
  • QQ:1157099927QQ:1157099927 复制
    QQ:2039672975QQ:2039672975 复制
  • 0755-2870-8773手机微信同号13430772257 QQ:1157099927QQ:2039672975
  • NAND512R3A2SZA6E图
  • 深圳市宏世佳电子科技有限公司

     该会员已使用本站13年以上
  • NAND512R3A2SZA6E
  • 数量5378 
  • 厂家Micron 
  • 封装63-TFBGA 
  • 批号2023+ 
  • 全新原厂原装产品、公司现货销售
  • QQ:2881894393QQ:2881894393 复制
    QQ:2881894392QQ:2881894392 复制
  • 0755- QQ:2881894393QQ:2881894392
  • NAND512R3A2SZA6E图
  • 深圳市毅创腾电子科技有限公司

     该会员已使用本站16年以上
  • NAND512R3A2SZA6E
  • 数量37380 
  • 厂家MICRON 
  • 封装BGA 
  • 批号22+ 
  • ★只做原装★正品现货★原盒原标★
  • QQ:2355507162QQ:2355507162 复制
    QQ:2355507165QQ:2355507165 复制
  • 86-755-83616256 QQ:2355507162QQ:2355507165
  • NAND512R3A2SZA6E图
  • 深圳市和谐世家电子有限公司

     该会员已使用本站13年以上
  • NAND512R3A2SZA6E
  • 数量1380 
  • 厂家Micron Technology Inc. 
  • 封装63-VFBGA(9x11) 
  • 批号最新批号 
  • 只做进口原装
  • QQ:1158840606QQ:1158840606 复制
  • 0755+84501032 QQ:1158840606
  • NAND512R3A2SZA6E图
  • 深圳市宗天技术开发有限公司

     该会员已使用本站10年以上
  • NAND512R3A2SZA6E
  • 数量2500 
  • 厂家MICRON 
  • 封装BGA 
  • 批号21+ 
  • 宗天技术 原装现货/假一赔十
  • QQ:444961496QQ:444961496 复制
    QQ:2824256784QQ:2824256784 复制
  • 0755-88601327 QQ:444961496QQ:2824256784
  • NAND512R3A2SZA6E图
  • 深圳市中福国际管理有限公司

     该会员已使用本站1年以上
  • NAND512R3A2SZA6E
  • 数量21000 
  • 厂家Micron Technology Inc. 
  • 封装63-TFBGA 
  • 批号22+ 
  • 大量现货库存,2小时内发货
  • QQ:1664127491QQ:1664127491 复制
    QQ:2115067904QQ:2115067904 复制
  • 0755-82571134 QQ:1664127491QQ:2115067904
  • NAND512R3A2SZA6E图
  • 深圳市芯柏然科技有限公司

     该会员已使用本站7年以上
  • NAND512R3A2SZA6E
  • 数量26800 
  • 厂家ST 
  • 封装NA 
  • 批号22+ 
  • 授权代理直销,原厂原装现货,假一罚十,特价销售
  • QQ:287673858QQ:287673858 复制
  • 0755-82533534 QQ:287673858

产品型号NAND512R3A2SZA6E的概述

芯片NAND512R3A2SZA6E概述 NAND512R3A2SZA6E是一款高性能的NAND闪存芯片,以512Mb的存储容量和高效的数据存取速度而著称。此芯片广泛应用于各种电子设备中,如移动电话、数码相机、固态硬盘、路由器等,其主要功能是提供可重写、持久存储,满足不同场合的需求。 在现代电子设备中,NAND闪存已经成为一种不可或缺的数据存储解决方案。与传统的机械硬盘相比,NAND闪存不仅在速度上具有显著优势,其体积更小、重量轻,进而使得携带和安装更加方便。NAND512R3A2SZA6E在性能和稳定性方面的优异表现,使其成为市场上极具竞争力的产品。 芯片NAND512R3A2SZA6E详细参数 NAND512R3A2SZA6E具有以下主要参数: - 存储容量:512Mb - 存储类型:NAND Flash Memory - 接口类型:SPI - 工作电压:3.3V - 数据传输速率...

产品型号NAND512R3A3AN6F的Datasheet PDF文件预览

NAND128-A, NAND256-A  
NAND512-A, NAND01G-A  
128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16)  
528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories  
PRELIMINARY DATA  
FEATURES SUMMARY  
HIGH DENSITY NAND FLASH MEMORIES  
Figure 1. Packages  
Up to 1 Gbit memory array  
Up to 32 Mbit spare area  
Cost effective solutions for mass storage  
applications  
NAND INTERFACE  
x8 or x16 bus width  
Multiplexed Address/ Data  
Pinout compatibility for all densities  
TSOP48 12 x 20mm  
SUPPLY VOLTAGE  
1.8V device: VDD = 1.7 to 1.95V  
3.0V device: VDD = 2.7 to 3.6V  
PAGE SIZE  
x8 device: (512 + 16 spare) Bytes  
x16 device: (256 + 8 spare) Words  
WSOP48 12 x 17 x 0.65mm  
BLOCK SIZE  
x8 device: (16K + 512 spare) Bytes  
x16 device: (8K + 256 spare) Words  
FBGA  
PAGE READ / PROGRAM  
Random access: 12µs (max)  
Sequential access: 50ns (min)  
Page program time: 200µs (typ)  
VFBGA55 8 x 10 x 1mm  
TFBGA55 8 x 10 x 1.2mm  
VFBGA63 8.5 x 15 x 1mm  
TFBGA63 8.5 x 15 x 1.2mm  
COPY BACK PROGRAM MODE  
Fast page copy without external buffering  
FAST BLOCK ERASE  
Block erase time: 2ms (Typ)  
HARDWARE DATA PROTECTION  
Program/Erase locked during Power  
transitions  
DATA INTEGRITY  
100,000 Program/Erase cycles  
10 years Data Retention  
DEVELOPMENT TOOLS  
STATUS REGISTER  
ELECTRONIC SIGNATURE  
CHIP ENABLE ‘DON’T CARE’ OPTION  
Simple interface with microcontroller  
AUTOMATIC PAGE 0 READ AT POWER-UP  
OPTION  
Error Correction Code software and  
hardware models  
Bad Blocks Management and Wear  
Leveling algorithms  
PC Demo board with simulation software  
File System OS Native reference software  
Hardware simulation models  
Boot from NAND support  
Automatic Memory Download  
SERIAL NUMBER OPTION  
July 2004  
1/56  
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 1. Product List  
Reference  
Part Number  
NAND128R3A  
NAND128W3A  
NAND1282R4A  
NAND128W4A  
NAND256R3A  
NAND256W3A  
NAND256R4A  
NAND256W4A  
NAND512R3A  
NAND512W3A  
NAND512R4A  
NAND512W4A  
NAND01GR3A  
NAND01GW3A  
NAND01GR4A  
NAND01GW4A  
NAND128-A  
NAND256-A  
NAND512-A  
NAND01G-A  
2/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
TABLE OF CONTENTS  
FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Figure 1. Packages. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Table 1. Product List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
SUMMARY DESCRIPTION. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Table 2. Product Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
Table 3. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
Figure 3. Logic Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9  
Figure 4. TSOP48 and WSOP48 Connections, x8 devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10  
Figure 5. TSOP48 and WSOP48 Connections, x16 devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10  
Figure 6. FBGA55 Connections, x8 devices (Top view through package) . . . . . . . . . . . . . . . . . . . 11  
Figure 7. FBGA55 Connections, x16 devices (Top view through package) . . . . . . . . . . . . . . . . . . 12  
Figure 8. FBGA63 Connections, x8 devices (Top view through package) . . . . . . . . . . . . . . . . . . . 13  
Figure 9. FBGA63 Connections, x16 devices (Top view through package) . . . . . . . . . . . . . . . . . . 14  
MEMORY ARRAY ORGANIZATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Bad Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Table 4. Valid Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Figure 10.Memory Array Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
SIGNAL DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Inputs/Outputs (I/O0-I/O7). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Inputs/Outputs (I/O8-I/O15). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Address Latch Enable (AL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Command Latch Enable (CL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Chip Enable (E). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Read Enable (R).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Write Enable (W). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Write Protect (WP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Ready/Busy (RB). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
VDD Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
V
SS Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
BUS OPERATIONS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Command Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Address Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Data Input. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Data Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Write Protect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Standby . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Table 5. Bus Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Table 6. Address Insertion, x8 Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
3/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 7. Address Insertion, x16 Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Table 8. Address Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
COMMAND SET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19  
Table 9. Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19  
DEVICE OPERATIONS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20  
Pointer Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20  
Figure 11.Pointer Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20  
Figure 12.Pointer Operations for Programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20  
Read Memory Array. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Random Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Page Read. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Sequential Row Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Figure 13.Read (A,B,C) Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Figure 14.Read Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22  
Figure 15.Sequential Row Read Operations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22  
Figure 16.Sequential Row Read Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22  
Page Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23  
Figure 17.Page Program Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23  
Copy Back Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24  
Table 10. Copy Back Program Addresses. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24  
Figure 18.Copy Back Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24  
Block Erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25  
Figure 19.Block Erase Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25  
Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25  
Read Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26  
Write Protection Bit (SR7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26  
P/E/R Controller Bit (SR6). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26  
Error Bit (SR0). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26  
SR5, SR4, SR3, SR2 and SR1 are Reserved . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26  
Table 11. Status Register Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27  
Read Electronic Signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27  
Table 12. Electronic Signature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27  
Automatic Page 0 Read at Power-Up. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28  
Automatic Page 0 Read Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28  
Chip Enable Don’t Care Enabled. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28  
Chip Enable Don’t Care Disabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28  
Figure 20.Chip Enable Don’t Care Enabled and Automatic Page 0 Read at Power-Up . . . . . . . . . 28  
Figure 21.Automatic Page 0 Read at Power-Up (Chip Enable Don’t Care Disabled) . . . . . . . . . . . 29  
SOFTWARE ALGORITHMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29  
Bad Block Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29  
Block Replacement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29  
Table 13. Block Failure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29  
Figure 22.Bad Block Management Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30  
4/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 23.Garbage Collection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30  
Garbage Collection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30  
Wear-leveling Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30  
Error Correction Code. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31  
Figure 24.Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31  
Hardware Simulation Models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31  
Behavioral simulation models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31  
IBIS simulations models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31  
PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32  
Table 14. Program, Erase Times and Program Erase Endurance Cycles . . . . . . . . . . . . . . . . . . . 32  
MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32  
Table 15. Absolute Maximum Ratings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32  
DC and AC PARAMETERS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33  
Table 16. Operating and AC Measurement Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33  
Table 17. Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33  
Table 18. DC Characteristics, 1.8V Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34  
Table 19. DC Characteristics, 3V Devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35  
Table 20. AC Characteristics for Command, Address, Data Input . . . . . . . . . . . . . . . . . . . . . . . . . 36  
Table 21. AC Characteristics for Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37  
Figure 25.Command Latch AC Waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38  
Figure 26.Address Latch AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38  
Figure 27.Data Input Latch AC Waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39  
Figure 28.Sequential Data Output after Read AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39  
Figure 29.Read Status Register AC Waveform. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40  
Figure 30.Read Electronic Signature AC Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40  
Figure 31.Page Read A/ Read B Operation AC Waveform. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41  
Figure 32.Read C Operation, One Page AC Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42  
Figure 33.Page Program AC Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43  
Figure 34.Block Erase AC Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44  
Figure 35.Reset AC Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44  
Ready/Busy Signal Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45  
Figure 36.Ready/Busy AC Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45  
Figure 37.Ready/Busy Load Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45  
Figure 38.Resistor Value Versus Waveform Timings For Ready/Busy Signal . . . . . . . . . . . . . . . . 45  
PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46  
Figure 39.TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Outline . . . . . . . . . 46  
Table 22. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data . 46  
Figure 40.WSOP48 – 48 lead Plastic Very Very Thin Small Outline, 12 x 17mm, Package Outline47  
Table 23. WSOP48 lead Plastic Very Very Thin Small Outline, 12 x 17mm, Mechanical Data. . . . 47  
Figure 41.VFBGA55 8 x 10mm - 6x8 active ball array, 0.80mm pitch, Package Outline . . . . . . . . 48  
Table 24. VFBGA55 8 x 10mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data . 48  
Figure 42.TFBGA55 8 x 10mm - 6x8 active ball array - 0.80mm pitch, Package Outline . . . . . . . . 49  
5/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 25. TFBGA55 8 x 10mm - 6x8 active ball array - 0.80mm pitch, Package Mechanical Data 49  
Figure 43.VFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Outline . . . . . . . 50  
Table 26. VFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data50  
Figure 44.TFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Outline . . . . . . . 51  
Table 27. TFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data51  
PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52  
Table 28. Ordering Information Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52  
APPENDIX A.HARDWARE INTERFACE EXAMPLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53  
Figure 45.Connection to Microcontroller, Without Glue Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53  
Figure 46.Connection to Microcontroller, With Glue Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54  
Figure 47.Building Storage Modules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54  
RELATED DOCUMENTATION. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55  
REVISION HISTORY. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55  
Table 29. Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55  
6/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
SUMMARY DESCRIPTION  
The NAND Flash 528 Byte/ 264 Word Page is a  
family of non-volatile Flash memories that uses  
NAND cell technology. The devices range from  
128Mbits to 1Gbit and operate with either a 1.8V  
or 3V voltage supply. The size of a Page is either  
528 Bytes (512 + 16 spare) or 264 Words (256 + 8  
spare) depending on whether the device has a x8  
or x16 bus width.  
The address lines are multiplexed with the Data In-  
put/Output signals on a multiplexed x8 or x16 In-  
put/Output bus. This interface reduces the pin  
count and makes it possible to migrate to other  
densities without changing the footprint.  
WSOP48 12 x 17 x 0.65mm for 128Mb,  
256Mb and 512Mb products  
VFBGA55 (8 x 10 x 1mm, 6 x 8 ball array,  
0.8mm pitch) for 128Mb and 256Mb products  
TFBGA55 (8 x 10 x 1.2mm, 6 x 8 ball array,  
0.8mm pitch) for 512Mb Dual Die product  
VFBGA63 (8.5 x 15 x 1mm, 6 x 8 ball array,  
0.8mm pitch) for the 512Mb product  
TFBGA63 (8.5 x 15 x 1.2mm, 6 x 8 ball array,  
0.8mm pitch) for the 1Gb Dual Die product  
Three options are available for the NAND Flash  
family:  
Each block can be programmed and erased over  
100,000 cycles. To extend the lifetime of NAND  
Flash devices it is strongly recommended to imple-  
ment an Error Correction Code (ECC). A Write  
Protect pin is available to give a hardware protec-  
tion against program and erase operations.  
The devices feature an open-drain Ready/Busy  
output that can be used to identify if the Program/  
Erase/Read (P/E/R) Controller is currently active.  
The use of an open-drain output allows the Ready/  
Busy pins from several memories to be connected  
to a single pull-up resistor.  
A Copy Back command is available to optimize the  
management of defective blocks. When a Page  
Program operation fails, the data can be pro-  
grammed in another page without having to re-  
send the data to be programmed.  
The devices are available in the following packag-  
es:  
Automatic Page 0 Read after Power-up, which  
allows the microcontroller to directly download  
the boot code from page 0.  
Chip Enable Don’t Care, which allows code to  
be directly downloaded by a microcontroller,  
as Chip Enable transitions during the latency  
time do not stop the read operation.  
A Serial Number, which allows each device to  
be uniquely identified. The Serial Number  
options is subject to an NDA (Non Disclosure  
Agreement) and so not described in the  
datasheet. For more details of this option  
contact your nearest ST Sales office.  
For information on how to order these options refer  
to Table 28., Ordering Information Scheme. De-  
vices are shipped from the factory with Block 0 al-  
ways valid and the memory content bits, in valid  
blocks, erased to ’1’.  
See Table 2., Product Description, for all the de-  
vices available in the family.  
TSOP48 12 x 20mm for all products  
7/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 2. Product Description  
Timings  
Random Sequential  
Bus  
Width  
Page  
Size  
Block  
Size  
Memory  
Array  
Operating  
Voltage  
Page  
Block  
Reference  
Part Number  
Density  
Package  
Access  
Max  
Access  
Min  
Program Erase  
Typical  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
200µs  
Typical  
NAND128R3A  
NAND128W3A  
NAND128R4A  
NAND128W4A  
NAND256R3A  
NAND256W3A  
NAND256R4A  
NAND256W4A  
NAND512R3A  
NAND512W3A  
NAND512R4A  
NAND512W4A  
NAND512R3A  
NAND512W3A  
NAND512R4A  
NAND512W4A  
NAND01GR3A  
NAND01GW3A  
NAND01GR4A  
NAND01GW4A  
1.7 to 1.95V  
2.7 to 3.6V  
1.7 to 1.95V  
2.7 to 3.6V  
1.7 to 1.95V  
2.7 to 3.6V  
1.7to 1.95V  
2.7 to 3.6V  
1.7to 1.95V  
2.7 to 3.6V  
1.7 to 1.95V  
2.7 to 3.6V  
1.7to 1.95V  
2.7 to 3.6V  
1.7 to 1.95V  
2.7 to 3.6V  
1.7 to 1.95V  
2.7 to 3.6V  
1.7 to 1.95V  
2.7 to 3.6V  
10µs  
10µs  
10µs  
10µs  
10µs  
10µs  
10µs  
10µs  
10µs  
10µs  
10µs  
10µs  
15µs  
12µs  
15µs  
12µs  
15µs  
12µs  
15µs  
12µs  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
60ns  
50ns  
512+16 16K+512  
x8  
x16  
x8  
TSOP48  
WSOP48  
VFBGA55  
Bytes  
Bytes  
32 Pages x  
1024 Blocks  
NAND128-A  
128Mbit  
2ms  
256+8  
Words  
8K+256  
Words  
512+16 16K+512  
TSOP48  
WSOP48  
VFBGA55  
Bytes  
Bytes  
32 Pages x  
2048 Blocks  
NAND256-A  
NAND512-A  
NAND512-A  
NAND01G-A  
256Mbit  
512Mbit  
512Mbit  
1Gbit  
2ms  
2ms  
2ms  
2ms  
256+8  
Words  
8K+256  
Words  
x16  
x8  
512+16 16K+512  
Bytes  
Bytes  
32 Pages x  
4096 Blocks  
TFBGA55  
256+8  
Words  
8K+256  
Words  
x16  
x8  
512+16 16K+512  
TSOP48  
WSOP48  
VFBGA63  
Bytes  
Bytes  
32 Pages x  
4096 Blocks  
256+8  
Words  
8K+256  
Words  
x16  
x8  
512+16 16K+512  
Bytes  
Bytes  
32 Pages x  
8192 Blocks  
TSOP48  
TFBGA63  
256+8  
Words  
8K+256  
Words  
x16  
Figure 2. Logic Diagram  
Table 3. Signal Names  
I/O8-15  
Data Input/Outputs for x16 devices  
Data Input/Outputs, Address Inputs,  
or Command Inputs for x8 and x16  
devices  
V
I/O0-7  
DD  
AL  
CL  
E
Address Latch Enable  
Command Latch Enable  
Chip Enable  
I/O8-I/O15, x16  
E
R
I/O0-I/O7, x8/x16  
R
Read Enable  
RB  
W
Ready/Busy (open-drain output)  
Write Enable  
W
AL  
NAND Flash  
RB  
WP  
Write Protect  
CL  
V
Supply Voltage  
DD  
V
Ground  
SS  
WP  
NC  
DU  
Not Connected Internally  
Do Not Use  
V
SS  
AI07557C  
8/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 3. Logic Block Diagram  
Address  
Register/Counter  
AL  
CL  
NAND Flash  
Memory Array  
P/E/R Controller,  
High Voltage  
Generator  
W
Command  
Interface  
Logic  
E
WP  
R
Page Buffer  
Cache Register  
Y Decoder  
Command Register  
I/O Buffers & Latches  
RB  
I/O0-I/O7, x8/x16  
I/O8-I/O15, x16  
AI07561b  
9/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 4. TSOP48 and WSOP48 Connections,  
x8 devices  
Figure 5. TSOP48 and WSOP48 Connections,  
x16 devices  
NC  
NC  
NC  
NC  
NC  
NC  
RB  
R
1
48  
NC  
NC  
NC  
NC  
NC  
NC  
RB  
R
1
48  
NC  
V
SS  
NC  
I/O15  
I/O7  
I/O14  
I/O6  
I/O13  
I/O5  
I/O12  
I/O4  
NC  
NC  
NC  
I/O7  
I/O6  
I/O5  
I/O4  
NC  
E
E
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NAND Flash  
(x8)  
NAND Flash  
(x16)  
V
12  
13  
37  
36  
V
V
12  
13  
37  
36  
V
DD  
DD  
DD  
DD  
V
V
V
NC  
SS  
SS  
SS  
NC  
NC  
CL  
AL  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
CL  
AL  
I/O11  
I/O3  
I/O10  
I/O2  
I/O9  
I/O1  
I/O8  
I/O0  
I/O3  
I/O2  
I/O1  
I/O0  
W
W
WP  
NC  
NC  
NC  
NC  
NC  
WP  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
24  
25  
24  
25  
V
SS  
AI07585B  
AI07559B  
10/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 6. FBGA55 Connections, x8 devices (Top view through package)  
1
2
3
4
5
6
7
8
DU  
DU  
A
B
DU  
C
WP  
AL  
E
W
RB  
V
SS  
D
E
F
NC  
NC  
NC  
NC  
R
CL  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
I/O3  
NC  
NC  
G
H
J
NC  
NC  
NC  
NC  
I/O0  
I/O1  
I/O2  
NC  
V
DD  
V
I/O5  
I/O6  
I/O7  
DD  
V
K
L
I/O4  
V
SS  
SS  
DU  
DU  
DU  
DU  
M
AI09366b  
11/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 7. FBGA55 Connections, x16 devices (Top view through package)  
1
2
3
4
5
6
7
8
A
B
DU  
DU  
DU  
C
WP  
AL  
E
W
RB  
V
SS  
D
E
F
NC  
NC  
NC  
NC  
R
CL  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
G
H
J
NC  
NC  
I/O5  
I/O12  
I/O7  
I/O14  
I/O6  
I/O13  
I/O8  
I/O0  
I/O1  
I/O9  
I/O2  
I/O10  
I/O3  
I/O11  
V
DD  
V
I/O15  
DD  
V
K
L
I/O4  
V
SS  
SS  
DU  
DU  
DU  
DU  
M
AI09365b  
12/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 8. FBGA63 Connections, x8 devices (Top view through package)  
1
2
3
4
5
6
7
8
9
10  
DU  
DU  
DU  
A
B
DU  
DU  
DU  
DU  
V
SS  
C
WP  
AL  
E
W
RB  
D
E
F
NC  
NC  
NC  
NC  
R
CL  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
I/O3  
NC  
NC  
G
H
J
NC  
NC  
NC  
NC  
I/O0  
I/O1  
I/O2  
NC  
V
DD  
V
I/O5  
I/O6  
I/O7  
DD  
V
K
L
I/O4  
V
SS  
SS  
DU  
DU  
DU  
DU  
DU  
DU  
DU  
DU  
M
AI07586B  
13/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 9. FBGA63 Connections, x16 devices (Top view through package)  
1
2
3
4
5
6
7
8
9
10  
DU  
DU  
DU  
A
B
DU  
DU  
DU  
DU  
V
SS  
C
WP  
AL  
E
W
RB  
D
E
F
NC  
NC  
R
CL  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
I/O1  
NC  
NC  
NC  
NC  
NC  
G
H
J
NC  
NC  
I/O5  
I/O12  
I/O7  
I/O14  
I/O8  
I/O0  
I/O10  
V
DD  
V
I/O9  
I/O2  
I/O3  
I/O6  
I/O15  
DD  
V
K
L
I/O11  
I/O4  
I/O13  
V
SS  
SS  
DU  
DU  
DU  
DU  
DU  
DU  
DU  
DU  
M
AI07560B  
14/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
MEMORY ARRAY ORGANIZATION  
The memory array is made up of NAND structures  
where 16 cells are connected in series.  
The Bad Block Information is written prior to ship-  
ping (refer to Bad Block Management section for  
more details).  
Table 4. shows the minimum number of valid  
blocks in each device. The values shown include  
both the Bad Blocks that are present when the de-  
vice is shipped and the Bad Blocks that could de-  
velop later on.  
These blocks need to be managed using Bad  
Blocks Management, Block Replacement or Error  
Correction Codes (refer to SOFTWARE ALGO-  
RITHMS section).  
The memory array is organized in blocks where  
each block contains 32 pages. The array is split  
into two areas, the main area and the spare area.  
The main area of the array is used to store data  
whereas the spare area is typically used to store  
Error correction Codes, software flags or Bad  
Block identification.  
In x8 devices the pages are split into a main area  
with two half pages of 256 Bytes each and a spare  
area of 16 Bytes. In the x16 devices the pages are  
split into a 256 Word main area and an 8 Word  
spare area. Refer to Figure 10., Memory Array Or-  
ganization.  
Table 4. Valid Blocks  
Density of Device  
1Gbit  
Min  
Max  
8192  
4096  
2048  
1024  
Bad Blocks  
8032  
4016  
2008  
1004  
The NAND Flash 528 Byte/ 264 Word Page devic-  
es may contain Bad Blocks, that is blocks that con-  
tain one or more invalid bits whose reliability is not  
guaranteed. Additional Bad Blocks may develop  
during the lifetime of the device.  
512Mbits  
256Mbits  
128Mbits  
Figure 10. Memory Array Organization  
x8 DEVICES  
x16 DEVICES  
Block = 32 Pages  
Block = 32 Pages  
Page = 528 Bytes (512+16)  
Page = 264 Words (256+8)  
1st half Page 2nd half Page  
Main Area  
(256 bytes)  
(256 bytes)  
Block  
Page  
Block  
Page  
8 bits  
16 bits  
256 Words  
512 Bytes  
16  
Bytes  
8
Words  
Page Buffer, 264 Words  
8
Page Buffer, 512 Bytes  
16  
256 Words  
Words  
512 Bytes  
16 bits  
Bytes  
8 bits  
AI07587  
15/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
SIGNAL DESCRIPTIONS  
See Figure 2., Logic Diagram, and Table  
3., Signal Names, for a brief overview of the sig-  
nals connected to this device.  
Inputs/Outputs (I/O0-I/O7). Input/Outputs 0 to 7  
are used to input the selected address, output the  
data during a Read operation or input a command  
or data during a Write operation. The inputs are  
latched on the rising edge of Write Enable. I/O0-I/  
O7 are left floating when the device is deselected  
or the outputs are disabled.  
Write Enable (W). The Write Enable input, W,  
controls writing to the Command Interface, Input  
Address and Data latches. Both addresses and  
data are latched on the rising edge of Write En-  
able.  
During power-up and power-down a recovery time  
of 1µs (min) is required before the Command Inter-  
face is ready to accept a command. It is recom-  
mended to keep Write Enable high during the  
recovery time.  
Inputs/Outputs (I/O8-I/O15). Input/Outputs 8 to  
15 are only available in x16 devices. They are  
used to output the data during a Read operation or  
input data during a Write operation. Command and  
Address Inputs only require I/O0 to I/O7.  
Write Protect (WP). The Write Protect pin is an  
input that gives a hardware protection against un-  
wanted program or erase operations. When Write  
Protect is Low, VIL, the device does not accept any  
program or erase operations.  
The inputs are latched on the rising edge of Write  
Enable. I/O8-I/O15 are left floating when the de-  
vice is deselected or the outputs are disabled.  
Address Latch Enable (AL). The Address Latch  
Enable activates the latching of the Address inputs  
in the Command Interface. When AL is high, the  
inputs are latched on the rising edge of Write En-  
able.  
It is recommended to keep the Write Protect pin  
Low, VIL, during power-up and power-down.  
Ready/Busy (RB). The Ready/Busy output, RB,  
is an open-drain output that can be used to identify  
if the P/E/R Controller is currently active.  
When Ready/Busy is Low, VOL, a read, program or  
erase operation is in progress. When the operation  
completes Ready/Busy goes High, VOH  
.
Command Latch Enable (CL). The Command  
Latch Enable activates the latching of the Com-  
mand inputs in the Command Interface. When CL  
is high, the inputs are latched on the rising edge of  
Write Enable.  
Chip Enable (E). The Chip Enable input acti-  
vates the memory control logic, input buffers, de-  
coders and sense amplifiers. When Chip Enable is  
low, VIL, the device is selected. If Chip Enable  
goes high, vIH, while the device is busy, the device  
remains selected and does not go into standby  
mode.  
The use of an open-drain output allows the Ready/  
Busy pins from several memories to be connected  
to a single pull-up resistor. A Low will then indicate  
that one, or more, of the memories is busy.  
Refer to the Ready/Busy Signal Electrical Charac-  
teristics section for details on how to calculate the  
value of the pull-up resistor.  
VDD Supply Voltage. VDD provides the power  
supply to the internal core of the memory device.  
It is the main power supply for all operations (read,  
program and erase).  
An internal voltage detector disables all functions  
whenever VDD is below 2.5V (for 3V devices) or  
1.5V (for 1.8V devices) to protect the device from  
any involuntary program/erase during power-tran-  
sitions.  
Each device in a system should have VDD decou-  
pled with a 0.1µF capacitor. The PCB track widths  
should be sufficient to carry the required program  
and erase currents  
When the device is executing a Sequential Row  
Read operation, Chip Enable must be held low  
(from the second page read onwards) during the  
time that the device is busy (tBLBH1). If Chip En-  
able goes high during tBLBH1 the operation is  
aborted.  
Read Enable (R). The Read Enable, R, controls  
the sequential data output during Read opera-  
tions. Data is valid tRLQV after the falling edge of R.  
The falling edge of R also increments the internal  
column address counter by one.  
V
SS Ground. Ground, VSS, is the reference for  
the power supply. It must be connected to the sys-  
tem ground.  
16/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
BUS OPERATIONS  
There are six standard bus operations that control  
the memory. Each of these is described in this  
section, see Table 5., Bus Operations, for a sum-  
mary.  
Data is accepted only when Chip Enable is Low,  
Address Latch Enable is Low, Command Latch  
Enable is Low and Read Enable is High. The data  
is latched on the rising edge of the Write Enable  
signal. The data is input sequentially using the  
Write Enable signal.  
See Figure 27. and Table 20. and Table 21. for de-  
tails of the timings requirements.  
Data Output  
Command Input  
Command Input bus operations are used to give  
commands to the memory. Command are accept-  
ed when Chip Enable is Low, Command Latch En-  
able is High, Address Latch Enable is Low and  
Read Enable is High. They are latched on the ris-  
ing edge of the Write Enable signal.  
Data Output bus operations are used to read: the  
data in the memory array, the Status Register, the  
Electronic Signature and the Serial Number.  
Only I/O0 to I/O7 are used to input commands.  
See Figure 25. and Table 20. for details of the tim-  
ings requirements.  
Address Input  
Data is output when Chip Enable is Low, Write En-  
able is High, Address Latch Enable is Low, and  
Command Latch Enable is Low.  
The data is output sequentially using the Read En-  
able signal.  
See Figure 28. and Table 21. for details of the tim-  
ings requirements.  
Address Input bus operations are used to input the  
memory address. Three bus cycles are required to  
input the addresses for the 128Mb and 256Mb de-  
vices and four bus cycles are required to input the  
addresses for the 512Mb and 1Gb devices (refer  
to Tables 6 and 7, Address Insertion).  
The addresses are accepted when Chip Enable is  
Low, Address Latch Enable is High, Command  
Latch Enable is Low and Read Enable is High.  
They are latched on the rising edge of the Write  
Enable signal. Only I/O0 to I/O7 are used to input  
addresses.  
See Figure 26. and Table 20. for details of the tim-  
ings requirements.  
Data Input  
Data Input bus operations are used to input the  
data to be programmed.  
Write Protect  
Write Protect bus operations are used to protect  
the memory against program or erase operations.  
When the Write Protect signal is Low the device  
will not accept program or erase operations and so  
the contents of the memory array cannot be al-  
tered. The Write Protect signal is not latched by  
Write Enable to ensure protection even during  
power-up.  
Standby  
When Chip Enable is High the memory enters  
Standby mode, the device is deselected, outputs  
are disabled and power consumption is reduced.  
Table 5. Bus Operations  
(1)  
Bus Operation  
E
AL  
CL  
R
W
WP  
I/O0 - I/O7  
I/O8 - I/O15  
(2)  
V
V
V
V
Command Input  
Address Input  
Data Input  
Rising  
Rising  
Rising  
Command  
Address  
Data Input  
Data Output  
X
X
IL  
IL  
IL  
IL  
IL  
IH  
IH  
IH  
IH  
X
V
V
V
V
IH  
V
V
V
X
X
X
X
IL  
V
IL  
V
Data Input  
IL  
V
IL  
V
V
Data Output  
Write Protect  
Falling  
Data Output  
IL  
IH  
V
X
X
X
X
X
X
X
X
X
X
X
IL  
V
IH  
Standby  
X
X
Note: 1. Only for x16 devices.  
2. WP must be V when issuing a program or erase command.  
IH  
17/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 6. Address Insertion, x8 Devices  
Bus Cycle  
I/O7  
I/O6  
I/O5  
I/O4  
I/O3  
I/O2  
A2  
I/O1  
A1  
I/O0  
A0  
st  
A7  
A6  
A5  
A4  
A3  
1
nd  
A16  
A24  
A15  
A23  
A14  
A22  
A13  
A21  
A12  
A20  
A11  
A19  
A10  
A18  
A26  
A9  
2
rd  
A17  
A25  
3
th(4)  
V
V
V
IL  
V
IL  
V
V
IL  
IL  
IL  
IL  
4
Note: 1. A8 is set Low or High by the 00h or 01h Command, see Pointer Operations section.  
2. Any additional address input cycles will be ignored.  
3. The 4th cycle is only required for 512Mb and 1Gb devices.  
Table 7. Address Insertion, x16 Devices  
Bus  
Cycle  
I/O8-  
I/O15  
I/O7  
I/O6  
I/O5  
I/O4  
I/O3  
I/O2  
I/O1  
I/O0  
st  
X
X
X
X
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
A9  
1
nd  
A16  
A24  
A15  
A23  
A14  
A22  
A13  
A21  
A12  
A20  
A11  
A19  
A10  
A18  
A26  
2
rd  
A17  
A25  
3
th(4)  
V
IL  
V
IL  
V
V
V
V
IL  
IL  
IL  
IL  
4
Note: 1. A8 is Don’t Care in x16 devices.  
2. Any additional address input cycles will be ignored.  
3. The 01h Command is not used in x16 devices.  
4. The 4th cycle is only required for 512Mb and 1Gb devices.  
Table 8. Address Definitions  
Address  
Definition  
A0 - A7  
A9 - A26  
A9 - A13  
A14 - A26  
Column Address  
Page Address  
Address in Block  
Block Address  
A8 is set Low or High by the 00h or 01h Command, and is  
Don’t Care in x16 devices  
A8  
18/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
COMMAND SET  
All bus write operations to the device are interpret-  
ed by the Command Interface. The Commands  
are input on I/O0-I/O7 and are latched on the rising  
edge of Write Enable when the Command Latch  
Enable signal is high. Device operations are se-  
lected by writing specific commands to the Com-  
mand Register. The two-step command  
sequences for program and erase operations are  
imposed to maximize data security.  
The Commands are summarized in Table  
9., Commands.  
Table 9. Commands  
(1)  
Bus Write Operations  
Command accepted  
during busy  
Command  
st  
nd  
rd  
1
CYCLE  
2
CYCLE  
3
CYCLE  
Read A  
00h  
-
-
(2)  
Read B  
-
-
01h  
Read C  
50h  
90h  
70h  
80h  
00h  
60h  
FFh  
-
-
-
Read Electronic Signature  
Read Status Register  
Page Program  
Copy Back Program  
Block Erase  
-
-
-
Yes  
Yes  
10h  
8Ah  
D0h  
-
-
10h  
-
-
Reset  
Note: 1. The bus cycles are only shown for issuing the codes. The cycles required to input the addresses or input/output data are not shown.  
2. Any undefined command sequence will be ignored by the device.  
19/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
DEVICE OPERATIONS  
Pointer Operations  
second half of the main area) that is Bytes 256  
to 511.  
As the NAND Flash memories contain two differ-  
ent areas for x16 devices and three different areas  
for x8 devices (see Figure 11.) the read command  
codes (00h, 01h, 50h) are used to act as pointers  
to the different areas of the memory array (they se-  
lect the most significant column address).  
The Read A and Read B commands act as point-  
ers to the main memory area. Their use depends  
on the bus width of the device.  
In both the x8 and x16 devices the Read C com-  
mand (50h), acts as a pointer to Area C (the spare  
memory area) that is Bytes 512 to 527 or Words  
256 to 263.  
Once the Read A and Read C commands have  
been issued the pointer remains in the respective  
areas until another pointer code is issued. Howev-  
er, the Read B command is effective for only one  
operation, once an operation has been executed  
in Area B the pointer returns automatically to Area  
A.  
In x16 devices the Read A command (00h)  
sets the pointer to Area A (the whole of the  
main area) that is Words 0 to 255.  
The pointer operations can also be used before a  
program operation, that is the appropriate code  
(00h, 01h or 50h) can be issued before the pro-  
gram command 80h is issued (see Figure 12.).  
In x8 devices the Read A command (00h) sets  
the pointer to Area A (the first half of the main  
area) that is Bytes 0 to 255, and the Read B  
command (01h) sets the pointer to Area B (the  
Figure 11. Pointer Operations  
x8 Devices  
x16 Devices  
Area A  
(00h)  
Area B  
(01h)  
Area C  
(50h)  
Area A  
(00h)  
Area C  
(50h)  
Bytes 512  
-527  
Words 256  
-263  
Bytes 0- 255  
Bytes 256-511  
Words 0- 255  
A
B
C
Page Buffer  
A
C
Page Buffer  
Pointer  
(00h,01h,50h)  
Pointer  
(00h,50h)  
AI07592  
Figure 12. Pointer Operations for Programming  
AREA A  
10h  
Address  
Inputs  
Address  
Inputs  
80h  
I/O  
00h  
Data Input  
80h  
00h  
Data Input  
10h  
Areas A, B, C can be programmed depending on how much data is input. Subsequent 00h commands can be omitted.  
AREA B  
Address  
Inputs  
Address  
Inputs  
80h  
I/O  
01h  
Data Input  
10h  
80h  
01h  
Data Input  
10h  
Areas B, C can be programmed depending on how much data is input. The 01h command must be re-issued before each program.  
AREA C  
Address  
Inputs  
Address  
Inputs  
80h  
I/O  
50h  
Data Input  
10h  
80h  
50h  
Data Input  
10h  
Only Areas C can be programmed. Subsequent 50h commands can be omitted.  
ai07591  
20/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Read Memory Array  
another Read B command is required to start an-  
other read operation in Area B.  
Once a read command is issued three types of op-  
erations are available: Random Read, Page Read  
and Sequential Row Read.  
Random Read. Each time the command is is-  
sued the first read is Random Read.  
Page Read. After the Random Read access the  
page data is transferred to the Page Buffer in a  
Each operation to read the memory area starts  
with a pointer operation as shown in the Pointer  
Operations section. Once the area (main or spare)  
has been selected using the Read A, Read B or  
Read C commands four bus cycles (for 512Mb  
and 1Gb devices) or three bus cycles (for 128Mb  
and 256Mb devices) are required to input the ad-  
dress (refer to Table 6.) of the data to be read.  
The device defaults to Read A mode after power-  
up or a Reset operation. Devices, where page0 is  
read automatically at power-up, are available on  
request.  
time of t  
(refer to Table 21. for value). Once  
WHBH  
the transfer is complete the Ready/Busy signal  
goes High. The data can then be read out sequen-  
tially (from selected column address to last column  
address) by pulsing the Read Enable signal.  
When reading the spare area addresses:  
A0 to A3 (x8 devices)  
A0 to A2 (x16 devices)  
Sequential Row Read. After the data in last col-  
umn of the page is output, if the Read Enable sig-  
nal is pulsed and Chip Enable remains Low then  
the next page is automatically loaded into the  
Page Buffer and the read operation continues. A  
Sequential Row Read operation can only be used  
to read within a block. If the block changes a new  
read command must be issued.  
are used to set the start address of the spare area  
while addresses:  
A4 to A7 (x8 devices)  
A3 to A7 (x16 devices)  
are ignored.  
Refer to Figure 15. and Figure 16. for details of Se-  
quential Row Read operations.  
Once the Read A or Read C commands have  
been issued they do not need to be reissued for  
subsequent read operations as the pointer re-  
mains in the respective area. However, the Read  
B command is effective for only one operation,  
once an operation has been executed in Area B  
the pointer returns automatically to Area A and so  
To terminate a Sequential Row Read operation set  
the Chip Enable signal to High for more than tEHEL  
.
Sequential Row Read is not available when the  
Chip Enable Don't Care option is enabled.  
Figure 13. Read (A,B,C) Operations  
CL  
E
W
AL  
R
tBLBH1  
(read)  
RB  
00h/  
I/O  
Data Output (sequentially)  
Address Input  
01h/ 50h  
Command  
Code  
Busy  
ai07595  
21/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 14. Read Block Diagrams  
Read A Command, X8 Devices  
Read A Command, X16 Devices  
Area B  
(2nd half Page)  
Area A  
(1st half Page)  
Area C  
(Spare)  
Area A  
(main area)  
Area C  
(Spare)  
(1)  
A9-A26  
(1)  
A9-A26  
A0-A7  
A0-A7  
Read B Command, X8 Devices  
Read C Command, X8/x16 Devices  
Area B  
(2nd half Page)  
Area A/ B  
Area A  
(1st half Page)  
Area C  
(Spare)  
Area A  
Area C  
(Spare)  
(1)  
A9-A26  
(1)  
A9-A26  
A0-A3 (x8)  
A0-A2 (x16)  
A0-A7  
A4-A7 (x8), A3-A7 (x16) are don't care  
AI07596  
Note: 1. Highest address depends on device density.  
Figure 15. Sequential Row Read Operations  
tBLBH1  
tBLBH1  
tBLBH1  
(Read Busy time)  
RB  
Busy  
Busy  
Busy  
1st  
Page Output  
2nd  
Page Output  
Nth  
Page Output  
00h/  
I/O  
Address Inputs  
01h/ 50h  
Command  
Code  
ai07597  
Figure 16. Sequential Row Read Block Diagrams  
Read A Command, x8 Devices  
Read A Command, x16 Devices  
Area B  
(2nd half Page)  
Area A  
(1st half Page)  
Area C  
(Spare)  
Area A  
(main area)  
Area C  
(Spare)  
1st page  
2nd page  
Nth page  
1st page  
2nd page  
Nth page  
Block  
Block  
Read B Command, x8 Devices  
Read C Command, x8/x16 Devices  
Area B  
(2nd half Page)  
Area A  
(1st half Page)  
Area C  
(Spare)  
Area A  
Area A/ B  
Area C  
(Spare)  
1st page  
2nd page  
Nth page  
1st page  
2nd page  
Nth page  
Block  
Block  
AI07598  
22/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Page Program  
The Page Program operation is the standard oper-  
ation to program data to the memory array.  
3. the data is then input (up to 528 Bytes/ 264  
Words) and loaded into the Page Buffer  
4. one bus cycle is required to issue the confirm  
command to start the P/E/R Controller.  
5. The P/E/R Controller then programs the data  
into the array.  
Once the program operation has started the Sta-  
tus Register can be read using the Read Status  
Register command. During program operations  
the Status Register will only flag errors for bits set  
to '1' that have not been successfully programmed  
to '0'.  
The main area of the memory array is pro-  
grammed by page, however partial page program-  
ming is allowed where any number of bytes (1 to  
528) or words (1 to 264) can be programmed.  
The maximum number of consecutive partial page  
program operations allowed in the same page is  
three. After exceeding this a Block Erase com-  
mand must be issued before any further program  
operations can take place in that page.  
Before starting a Page Program operation a Point-  
er operation can be performed to point to the area  
to be programmed. Refer to the Pointer Opera-  
tions section and Figure 12. for details.  
Each Page Program operation consists of five  
steps (see Figure 17.):  
During the program operation, only the Read Sta-  
tus Register and Reset commands will be accept-  
ed, all other commands will be ignored.  
Once the program operation has completed the P/  
E/R Controller bit SR6 is set to ‘1’ and the Ready/  
Busy signal goes High.  
1. one bus cycle is required to setup the Page  
Program command  
2. four bus cycles are then required to input the  
program address (refer to Table 6.)  
The device remains in Read Status Register mode  
until another valid command is written to the Com-  
mand Interface.  
Figure 17. Page Program Operation  
tBLBH2  
(Program Busy time)  
RB  
Busy  
I/O  
80h  
Data Input  
10h  
Address Inputs  
70h  
SR0  
Confirm  
Code  
Read Status Register  
Page Program  
Setup Code  
ai07566  
Note: Before starting a Page Program operation a Pointer operation can be performed. Refer to Pointer Operations section for details.  
23/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Copy Back Program  
The Copy Back Program operation is used to copy  
the data stored in one page and reprogram it in an-  
other page.  
The Copy Back Program operation does not re-  
quire external memory and so the operation is  
faster and more efficient because the reading and  
loading cycles are not required. The operation is  
particularly useful when a portion of a block is up-  
dated and the rest of the block needs to be copied  
to the newly assigned block.  
If the Copy Back Program operation fails an error  
is signalled in the Status Register. However as the  
standard external ECC cannot be used with the  
Copy Back operation bit error due to charge loss  
cannot be detected. For this reason it is recom-  
mended to limit the number of Copy Back opera-  
tions on the same data and or to improve the  
performance of the ECC.  
2. When the device returns to the ready state  
(Ready/Busy High), the second bus write  
cycle of the command is given with the 4 bus  
cycles to input the target page address. Refer  
to Table 10. for the addresses that must be the  
same for the Source and Target pages.  
3. Then the confirm command is issued to start  
the P/E/R Controller.  
After a Copy Back Program operation, a partial-  
page program is not allowed in the target page un-  
til the block has been erased.  
See Figure 18. for an example of the Copy Back  
operation.  
Table 10. Copy Back Program Addresses  
Same Address for Source and  
Density  
Target Pages  
The Copy Back Program operation requires three  
steps:  
128Mbit  
256Mbit  
512Mbit  
1Gbit  
A23  
A24  
1. The source page must be read using the Read  
A command (one bus write cycle to setup the  
command and then 4 bus write cycles to input  
the source page address). This operation  
copies all 264 Words/ 528 Bytes from the page  
into the Page Buffer.  
A25  
A25,A26  
Figure 18. Copy Back Operation  
tBLBH1  
tBLBH2  
(Read Busy time)  
(Program Busy time)  
RB  
Busy  
Source  
Target  
Address Inputs  
I/O  
00h  
8Ah  
10h  
70h  
SR0  
Address Inputs  
Read  
Code  
Copy Back  
Code  
Read Status Register  
ai07590b  
24/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Block Erase  
are required to input the block address. The  
first cycle (A0 to A7) is not required as only  
addresses A14 to A26 (highest address  
depends on device density) are valid, A9 to  
A13 are ignored. In the last address cycle I/O0  
to I/O7 must be set to VIL.  
Erase operations are done one block at a time. An  
erase operation sets all of the bits in the ad-  
dressed block to ‘1’. All previous data in the block  
is lost.  
An erase operation consists of three steps (refer to  
Figure 19.):  
1. One bus cycle is required to setup the Block  
Erase command.  
2. Only three bus cycles for 512Mb and 1Gb  
devices, or two for 128Mb and 256Mb devices  
3. One bus cycle is required to issue the confirm  
command to start the P/E/R Controller.  
Once the erase operation has completed the Sta-  
tus Register can be checked for errors.  
Figure 19. Block Erase Operation  
tBLBH3  
(Erase Busy time)  
RB  
Busy  
Block Address  
Inputs  
I/O  
60h  
D0h  
70h  
SR0  
Confirm  
Code  
Read Status Register  
Block Erase  
Setup Code  
ai07593  
Reset  
The Reset command is used to reset the Com-  
mand Interface and Status Register. If the Reset  
command is issued during any operation, the op-  
eration will be aborted. If it was a program or erase  
operation that was aborted, the contents of the  
memory locations being modified will no longer be  
valid as the data will be partially programmed or  
erased.  
If the device has already been reset then the new  
Reset command will not be accepted.  
The Ready/Busy signal goes Low for tBLBH4 after  
the Reset command is issued. The value of tBLBH4  
depends on the operation that the device was per-  
forming when the command was issued, refer to  
Table 21. for the values.  
25/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Read Status Register  
The Status Register bits are summarized in Table  
11., Status Register Bits. Refer to Table 11. in  
conjunction with the following text descriptions.  
The device contains a Status Register which pro-  
vides information on the current or previous Pro-  
gram or Erase operation. The various bits in the  
Status Register convey information and errors on  
the operation.  
The Status Register is read by issuing the Read  
Status Register command. The Status Register in-  
formation is present on the output data bus (I/O0-  
I/O7) on the falling edge of Chip Enable or Read  
Enable, whichever occurs last. When several  
memories are connected in a system, the use of  
Chip Enable and Read Enable signals allows the  
system to poll each device separately, even when  
the Ready/Busy pins are common-wired. It is not  
necessary to toggle the Chip Enable or Read En-  
able signals to update the contents of the Status  
Register.  
After the Read Status Register command has  
been issued, the device remains in Read Status  
Register mode until another command is issued.  
Therefore if a Read Status Register command is  
issued during a Random Read cycle a new read  
command must be issued to continue with a Page  
Read or Sequential Row Read operation.  
Write Protection Bit (SR7). The Write Protection  
bit can be used to identify if the device is protected  
or not. If the Write Protection bit is set to ‘1’ the de-  
vice is not protected and program or erase opera-  
tions are allowed. If the Write Protection bit is set  
to ‘0’ the device is protected and program or erase  
operations are not allowed.  
P/E/R Controller Bit (SR6). The Program/Erase/  
Read Controller bit indicates whether the P/E/R  
Controller is active or inactive. When the P/E/R  
Controller bit is set to ‘0’, the P/E/R Controller is  
active (device is busy); when the bit is set to ‘1’, the  
P/E/R Controller is inactive (device is ready).  
Error Bit (SR0). The Error bit is used to identify if  
any errors have been detected by the P/E/R Con-  
troller. The Error Bit is set to ’1’ when a program or  
erase operation has failed to write the correct data  
to the memory. If the Error Bit is set to ‘0’ the oper-  
ation has completed successfully.  
SR5, SR4, SR3, SR2 and SR1 are Reserved.  
26/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 11. Status Register Bits  
Bit  
Name  
Logic Level  
Definition  
'1'  
'0'  
'1'  
'0'  
Not Protected  
Protected  
SR7  
Write Protection  
P/E/R C inactive, device ready  
P/E/R C active, device busy  
Program/ Erase/ Read  
Controller  
SR6  
SR5, SR4,  
SR3, SR2, SR1  
Reserved  
Don’t Care  
‘1’  
‘0’  
Error – operation failed  
SR0  
Generic Error  
No Error – operation successful  
Read Electronic Signature  
Table 12. Electronic Signature  
The device contains a Manufacturer Code and De-  
vice Code. To read these codes two steps are re-  
quired:  
1. first use one Bus Write cycle to issue the Read  
Electronic Signature command (90h)  
Manufacturer  
Part Number  
Code  
Device code  
NAND128R3A  
20h  
33h  
73h  
NAND128W3A  
2. then perform two Bus Read operations – the  
first will read the Manufacturer Code and the  
second, the Device Code. Further Bus Read  
operations will be ignored.  
Refer to Table 12., Electronic Signature, for infor-  
mation on the addresses.  
NAND128R4A  
0020h  
0043h  
0053h  
35h  
NAND128W4A  
NAND256R3A  
20h  
NAND256W3A  
75h  
NAND256R4A  
0020h  
0045h  
0055h  
36h  
NAND256W4A  
NAND512R3A  
20h  
NAND512W3A  
76h  
NAND512R4A  
0020h  
0046h  
0056h  
39h  
NAND512W4A  
NAND01GR3A  
20h  
NAND01GW3A  
79h  
NAND01GR4A  
0020h  
NAND01GW4A  
0049h  
0059h  
27/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Automatic Page 0 Read at Power-Up  
complete the Ready/Busy signal goes High. The  
data can then be read out sequentially on the I/O  
bus by pulsing the Read Enable, R, signal. Figure  
20. and Figure 21. show the power-up waveforms  
for devices featuring the Automatic Page 0 Read  
option.  
Automatic Page 0 Read at Power-Up is an option  
available on all devices belonging to the NAND  
Flash 528 Byte/264 Word Page family. It allows  
the microcontroller to directly download boot code  
from page 0, without requiring any command or  
address input sequence. The Automatic Page 0  
Read option is particularly suited for applications  
that boot from the NAND.  
Devices delivered with Automatic Page 0 Read at  
Power-Up can have the Chip Enable Don’t Care  
option either enabled or disabled. For details on  
how to order the different options, refer to Table  
28., Ordering Information Scheme.  
Automatic Page 0 Read Description. At power-  
up, once the supply voltage has reached the  
threshold level, VDDth, all digital outputs revert to  
their reset state and the internal NAND device  
functions (reading, writing, erasing) are enabled.  
The device then automatically switches to read  
mode where, as in any read operation, the device  
is busy for a time tBLBH1 during which data is trans-  
ferred to the Page Buffer. Once the data transfer is  
Chip Enable Don’t Care Enabled. If the device  
is delivered with Chip Enable Don’t Care and Au-  
tomatic Page 0 Read at Power-up, only the first  
page (Page 0) will be automatically read after the  
power-up sequence. Refer to Figure 20..  
Chip Enable Don’t Care Disabled. If the device  
is delivered with the Automatic Page 0 Read op-  
tion only (Chip Enable Don’t Care disabled), the  
device will automatically enter Sequential Row  
Read mode (Automatic Memory Download) after  
the power-up sequence, and start reading Page 0,  
Page 1, etc., until the last memory location is  
reached, each new page being accessed after a  
time tBLBH1  
.
The Sequential Row Read operation can be inhib-  
ited or interrupted by de-asserting E (set to VIH) or  
by issuing a command.  
Figure 20. Chip Enable Don’t Care Enabled and Automatic Page 0 Read at Power-Up  
(1)  
VDDth  
VDD  
W
E
AL  
CL  
tBLBH1  
RB  
R
Data  
Data  
N+1  
Data  
N+2  
Last  
Data  
I/O  
N
Busy  
Data Output  
from Address N to Last Byte or Word in Page  
ai08443b  
Note: 1. VDD is equal to 2.5V for 3V Power Supply devices and to 1.5V for 1.8V Power Supply devices.  
th  
28/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 21. Automatic Page 0 Read at Power-Up (Chip Enable Don’t Care Disabled)  
tBLBH1  
tBLBH1  
tBLBH1  
tBLBH1  
(Read Busy time)  
RB  
I/O  
Busy  
Busy  
Busy  
Busy  
Page 1  
Data Out  
Page 2  
Data Out  
Page Nth  
Data Out  
Page 0  
Data Out  
ai08444  
SOFTWARE ALGORITHMS  
This section gives information on the software al-  
gorithms that ST recommends to implement to  
manage the Bad Blocks and extend the lifetime of  
the NAND device.  
the 1st or 2nd page (if the 1st page is Bad) does  
not contain FFh is a Bad Block.  
The Bad Block Information must be read before  
any erase is attempted as the Bad Block Informa-  
tion may be erased. For the system to be able to  
recognize the Bad Blocks based on the original in-  
formation it is recommended to create a Bad Block  
table following the flowchart shown in Figure 22.  
NAND Flash memories are programmed and  
erased by Fowler-Nordheim tunneling using a high  
voltage. Exposing the device to a high voltage for  
extended periods can cause the oxide layer to be  
damaged. For this reason, the number of program  
and erase cycles is limited (see Table 14. for val-  
ue) and it is recommended to implement Garbage  
Collection, a Wear-Leveling Algorithm and an Er-  
ror Correction Code, to extend the number of pro-  
gram and erase cycles and increase the data  
retention.  
Block Replacement  
Over the lifetime of the device additional Bad  
Blocks may develop. In this case the block has to  
be replaced by copying the data to a valid block.  
These additional Bad Blocks can be identified as  
attempts to program or erase them will give errors  
in the Status Register.  
As the failure of a page program operation does  
not affect the data in other pages in the same  
block, the block can be replaced by re-program-  
ming the current data and copying the rest of the  
replaced block to an available valid block. The  
Copy Back Program command can be used to  
copy the data to a valid block.  
To help integrate a NAND memory into an applica-  
tion ST Microelectronics can provide:  
A Demo board with NAND simulation software  
for PCs  
File System OS Native reference software,  
which supports the basic commands of file  
management.  
Contact the nearest ST Microelectronics sales of-  
fice for more details.  
See the “Copy Back Program” section for more de-  
tails.  
Bad Block Management  
Refer to Table 13. for the recommended proce-  
dure to follow if an error occurs during an opera-  
tion.  
Devices with Bad Blocks have the same quality  
level and the same AC and DC characteristics as  
devices where all the blocks are valid. A Bad Block  
does not affect the performance of valid blocks be-  
cause it is isolated from the bit line and common  
source line by a select transistor.  
The devices are supplied with all the locations in-  
side valid blocks erased (FFh). The Bad Block In-  
formation is written prior to shipping. Any block  
where the 6th Byte/ 1st Word in the spare area of  
Table 13. Block Failure  
Operation  
Erase  
Recommended Procedure  
Block Replacement  
Block Replacement or ECC  
ECC  
Program  
Read  
29/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 22. Bad Block Management Flowchart  
START  
Block Address =  
Block 0  
Increment  
Block Address  
Update  
Bad Block table  
Data  
= FFh?  
NO  
NO  
YES  
Last  
block?  
YES  
END  
AI07588C  
Figure 23. Garbage Collection  
Old Area  
New Area (After GC)  
Valid  
Page  
Invalid  
Page  
Free  
Page  
(Erased)  
AI07599B  
Garbage Collection  
Wear-leveling Algorithm  
When a data page needs to be modified, it is faster  
to write to the first available page, and the previous  
page is marked as invalid. After several updates it  
is necessary to remove invalid pages to free some  
memory space.  
To free this memory space and allow further pro-  
gram operations it is recommended to implement  
a Garbage Collection algorithm. In a Garbage Col-  
lection software the valid pages are copied into a  
free area and the block containing the invalid pag-  
es is erased (see Figure 23.).  
For write-intensive applications, it is recommend-  
ed to implement a Wear-leveling Algorithm to  
monitor and spread the number of write cycles per  
block.  
In memories that do not use a Wear-Leveling Al-  
gorithm not all blocks get used at the same rate.  
Blocks with long-lived data do not endure as many  
write cycles as the blocks with frequently-changed  
data.  
The Wear-leveling Algorithm ensures that equal  
use is made of all the available write cycles for  
each block. There are two wear-leveling levels:  
30/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
First Level Wear-leveling, new data is Hardware Simulation Models  
programmed to the free blocks that have had  
the fewest write cycles  
Second Level Wear-leveling, long-lived data is  
copied to another block so that the original  
block can be used for more frequently-  
changed data.  
Behavioral simulation models. Denali Software  
Corporation models are platform independent  
functional models designed to assist customers in  
performing entire system simulations (typical  
VHDL/Verilog). These models describe the logic  
behavior and timings of NAND Flash devices, and  
so allow software to be developed before hard-  
ware.  
IBIS simulations models. IBIS (I/O Buffer Infor-  
mation Specification) models describe the behav-  
ior of the I/O buffers and electrical characteristics  
of Flash devices.  
These models provide information such as AC  
characteristics, rise/fall times and package me-  
chanical data, all of which are measured or simu-  
lated at voltage and temperature ranges wider  
than those allowed by target specifications.  
IBIS models are used to simulate PCB connec-  
tions and can be used to resolve compatibility is-  
sues when upgrading devices. They can be  
imported into SPICETOOLS.  
The Second Level Wear-leveling is triggered when  
the difference between the maximum and the min-  
imum number of write cycles per block reaches a  
specific threshold.  
Error Correction Code  
An Error Correction Code (ECC) can be imple-  
mented in the Nand Flash memories to identify  
and correct errors in the data.  
For every 2048 bits in the device it is recommend-  
ed to implement 22 bits of ECC (16 bits for line par-  
ity plus 6 bits for column parity).  
An ECC model is available in VHDL or Verilog.  
Contact the nearest ST Microelectronics sales of-  
fice for more details.  
Figure 24. Error Detection  
New ECC generated  
during read  
XOR previous ECC  
with new ECC  
NO  
NO  
>1 bit  
= zero?  
All results  
= zero?  
YES  
YES  
22 bit data = 0  
11 bit data = 1  
1 bit data = 1  
ECC Error  
Correctable  
Error  
No Error  
ai08332  
31/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES  
The Program and Erase times and the number of  
Program/ Erase cycles per block are shown in Ta-  
ble 14.  
Table 14. Program, Erase Times and Program Erase Endurance Cycles  
NAND Flash  
Parameters  
Unit  
Min  
Typ  
200  
2
Max  
500  
3
Page Program Time  
Block Erase Time  
µs  
ms  
Program/Erase Cycles (per block)  
Data Retention  
100,000  
10  
cycles  
years  
MAXIMUM RATING  
Stressing the device above the ratings listed in Ta-  
ble 15., Absolute Maximum Ratings, may cause  
permanent damage to the device. These are  
stress ratings only and operation of the device at  
these or any other conditions above those indicat-  
ed in the Operating sections of this specification is  
not implied. Exposure to Absolute Maximum Rat-  
ing conditions for extended periods may affect de-  
vice  
reliability.  
Refer  
also  
to  
the  
STMicroelectronics SURE Program and other rel-  
evant quality documents.  
Table 15. Absolute Maximum Ratings  
Value  
Symbol  
Parameter  
Unit  
Min  
– 50  
– 65  
– 0.6  
– 0.6  
– 0.6  
– 0.6  
Max  
125  
150  
2.7  
T
Temperature Under Bias  
°C  
°C  
V
BIAS  
T
Storage Temperature  
Input or Output Voltage  
STG  
1.8V devices  
3 V devices  
1.8V devices  
3 V devices  
(1)  
V
IO  
4.6  
V
2.7  
V
V
Supply Voltage  
DD  
4.6  
V
Note: 1. Minimum Voltage may undershoot to –2V for less than 20ns during transitions on input and I/O pins. Maximum voltage may over-  
shoot to V + 2V for less than 20ns during transitions on I/O pins.  
DD  
32/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
DC AND AC PARAMETERS  
This section summarizes the operating and mea-  
surement conditions, and the DC and AC charac-  
teristics of the device. The parameters in the DC  
and AC characteristics Tables that follow, are de-  
rived from tests performed under the Measure-  
ment  
Conditions  
summarized  
in  
Table  
16., Operating and AC Measurement Conditions.  
Designers should check that the operating condi-  
tions in their circuit match the measurement condi-  
tions when relying on the quoted parameters.  
Table 16. Operating and AC Measurement Conditions  
Parameter  
NAND Flash  
Units  
Min  
Max  
1.95  
3.6  
70  
1.8V devices  
1.7  
2.7  
0
V
V
Supply Voltage (V  
)
DD  
3V devices  
Grade 1  
°C  
°C  
pF  
pF  
pF  
V
Ambient Temperature (T )  
A
Grade 6  
–40  
85  
1.8V devices  
3V devices (2.7 - 3.6V)  
3V devices (3.0 - 3.6V)  
1.8V devices  
3V devices  
30  
50  
Load Capacitance (C ) (1 TTL GATE and C )  
L
L
100  
V
0
DD  
Input Pulses Voltages  
0.4  
2.4  
V
1.8V devices  
3V devices  
0.9  
1.5  
5
V
Input and Output Timing Ref. Voltages  
Input Rise and Fall Times  
V
ns  
Table 17. Capacitance  
Symbol  
Parameter  
Input Capacitance  
Test Condition  
Typ  
Max  
Unit  
pF  
C
IN  
V
= 0V  
= 0V  
10  
10  
IN  
C
V
IL  
Input/Output Capacitance  
pF  
I/O  
Note: T = 25°C, f = 1 MHz. C and C are not 100% tested.  
A
IN  
I/O  
33/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 18. DC Characteristics, 1.8V Devices  
Symbol  
Parameter  
Test Conditions  
Min  
Typ  
Max  
Unit  
t
minimum  
Sequential  
Read  
RLRL  
I
-
8
15  
mA  
DD1  
E=V  
I
= 0 mA  
IL, OUT  
Operating  
Current  
I
Program  
Erase  
-
-
-
-
8
8
15  
15  
mA  
mA  
DD2  
I
DD3  
Stand-By Current (CMOS)  
128Mb, 256Mb, 512Mb devices  
-
-
10  
20  
50  
µA  
µA  
E=V -0.2,  
DD  
I
DD5  
WP=0/V  
DD  
Stand-By Current (CMOS)  
512Mb and 1Gb Dual Die devices  
100  
I
V = 0 to V max  
Input Leakage Current  
Output Leakage Current  
Input High Voltage  
-
-
-
-
±10  
±10  
µA  
µA  
V
LI  
IN  
DD  
I
LO  
V
OUT  
= 0 to V max  
DD  
V
V
V
-0.4  
V
+0.3  
DD  
-
-
IH  
DD  
V
Input Low Voltage  
-
-0.3  
-
0.4  
V
IL  
V
I
= -100µA  
= 100µA  
-0.1  
DD  
Output High Voltage Level  
Output Low Voltage Level  
Output Low Current (RB)  
-
-
V
OH  
OH  
V
I
OL  
-
-
0.1  
V
OL  
I
(RB)  
V
= 0.1V  
-
3
-
4
mA  
OL  
OL  
V
Supply Voltage (Erase and  
Program lockout)  
DD  
V
LKO  
-
1.5  
V
34/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 19. DC Characteristics, 3V Devices  
Symbol  
Parameter  
Test Conditions  
minimum  
Min  
Typ  
Max  
Unit  
t
Sequential  
Read  
RLRL  
I
-
10  
20  
mA  
DD1  
E=V  
I
= 0 mA  
IL, OUT  
Operating  
Current  
I
Program  
Erase  
-
-
-
-
10  
10  
20  
20  
mA  
mA  
DD2  
I
DD3  
Stand-by Current (TTL),  
128Mb, 256Mb, 512Mb devices  
-
-
-
-
-
1
2
mA  
mA  
µA  
I
E=V , WP=0V/V  
IH DD  
DD4  
DD5  
Stand-by Current (TTL)  
512Mb and 1Gb Dual Die devices  
-
Stand-By Current (CMOS)  
128Mb, 256Mb, 512Mb devices  
10  
20  
50  
100  
E=V -0.2,  
DD  
I
WP=0/V  
DD  
Stand-By Current (CMOS)  
512Mb and 1Gb Dual Die devices  
µA  
I
V = 0 to V max  
Input Leakage Current  
Output Leakage Current  
Input High Voltage  
-
-
-
-
±10  
±10  
µA  
µA  
V
LI  
IN  
DD  
I
LO  
V
OUT  
= 0 to V max  
DD  
V
V
+0.3  
DD  
-
2.0  
0.3  
2.4  
-
-
IH  
V
Input Low Voltage  
-
-
0.8  
V
IL  
V
I
= 400µA  
= 2.1mA  
Output High Voltage Level  
Output Low Voltage Level  
Output Low Current (RB)  
-
-
V
OH  
OH  
V
I
OL  
-
0.4  
V
OL  
I
(RB)  
V
= 0.4V  
-
8
10  
mA  
OL  
OL  
V
Supply Voltage (Erase and  
Program lockout)  
DD  
V
LKO  
-
-
2.5  
V
35/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 20. AC Characteristics for Command, Address, Data Input  
Alt.  
1.8V  
3V  
Symbol  
Parameter  
Unit  
Symbol  
Devices Devices  
t
Address Latch Low to Write Enable Low  
Address Latch High to Write Enable Low  
Command Latch High to Write Enable Low  
Command Latch Low to Write Enable Low  
Data Valid to Write Enable High  
ALLWL  
t
AL Setup time  
CL Setup time  
Min  
Min  
0
0
0
0
ns  
ALS  
t
ALHWL  
t
CLHWL  
t
ns  
CLS  
t
CLLWL  
t
t
Data Setup time  
E Setup time  
Min  
Min  
20  
0
20  
0
ns  
ns  
DVWH  
DS  
t
t
Chip Enable Low to Write Enable Low  
Write Enable High to Address Latch High  
Write Enable High to Address Latch Low  
Write Enable High to Command Latch High  
Write Enable High to Command Latch Low  
Write Enable High to Data Transition  
Write Enable High to Chip Enable High  
ELWL  
CS  
t
WHALH  
t
AL Hold time  
CL hold time  
Min  
Min  
10  
10  
10  
10  
ns  
ns  
ALH  
t
WHALL  
t
WHCLH  
t
CLH  
t
WHCLL  
t
t
Data Hold time  
E Hold time  
Min  
Min  
10  
10  
10  
10  
ns  
ns  
WHDX  
DH  
t
t
WHEH  
CH  
W High Hold  
time  
t
t
Write Enable High to Write Enable Low  
Min  
Min  
20  
15  
ns  
WHWL  
WH  
(1)  
t
t
Write Enable Low to Write Enable High  
Write Enable Low to Write Enable Low  
W Pulse Width  
40  
60  
ns  
ns  
WLWH  
WP  
25  
50  
t
t
Write Cycle time Min  
WLWL  
WC  
Note: 1. If t  
is less than 10ns, t  
must be minimum 35ns, otherwise, t  
may be minimum 25ns.  
ELWL  
WLWH  
WLWH  
36/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Table 21. AC Characteristics for Operations  
Alt.  
Symbol  
1.8V  
3V  
Symbol  
Parameter  
Unit  
Devices Devices  
t
Read Electronic Signature  
Read cycle  
Min  
Min  
Min  
10  
10  
20  
10  
10  
20  
ns  
ns  
ns  
ALLRL1  
Address Latch Low to  
Read Enable Low  
t
AR  
RR  
t
ALLRL2  
t
t
Ready/Busy High to Read Enable Low  
Read Busy time, 128Mb, 256Mb,  
BHRL  
Max  
10  
10  
µs  
512Mb Dual Die  
t
BLBH1  
Read Busy time, 512Mb, 1Gb  
Program Busy time  
Max  
Max  
Max  
Max  
Max  
Max  
Max  
Min  
15  
500  
3
12  
500  
3
µs  
µs  
ms  
µs  
µs  
µs  
µs  
ns  
ns  
Ready/Busy Low to  
Ready/Busy High  
t
t
t
t
PROG  
BLBH2  
BLBH3  
BLBH4  
t
Erase Busy time  
BERS  
Reset Busy time, during ready  
Reset Busy time, during read  
Reset Busy time, during program  
Reset Busy time, during erase  
5
5
5
5
Write Enable High to  
Ready/Busy High  
t
t
10  
500  
10  
0
10  
500  
10  
0
WHBH1  
RST  
t
t
Command Latch Low to Read Enable Low  
Data Hi-Z to Read Enable Low  
CLLRL  
CLR  
t
t
Min  
DZRL  
IR  
(1)  
(1)  
t
t
Chip Enable High to Ready/Busy High (E intercepted read)  
Max  
ns  
EHBH  
CRY  
60 + t  
60 + t  
r
r
(2)  
t
t
Min  
Max  
Max  
Max  
100  
20  
100  
20  
ns  
ns  
ns  
ns  
EHEL  
CEH  
Chip Enable High to Chip Enable Low  
t
t
Chip Enable High to Output Hi-Z  
Chip Enable Low to Output Valid  
Read Enable High to Ready/Busy Low  
EHQZ  
CHZ  
t
t
45  
45  
ELQV  
CEA  
t
t
100  
100  
RHBL  
RB  
Read Enable High to  
Read Enable High Hold time  
Read Enable Low  
t
t
Min  
15  
15  
ns  
ns  
RHRL  
REH  
Min  
15  
30  
15  
30  
t
t
Read Enable High to Output Hi-Z  
RHQZ  
RHZ  
Max  
Read Enable Low to  
Read Enable Pulse Width  
Read Enable High  
t
t
Min  
Min  
30  
60  
30  
50  
ns  
ns  
RLRH  
RP  
Read Enable Low to  
Read Cycle time  
t
t
RLRL  
RC  
Read Enable Low  
Read Enable Access time  
Read Enable Low to  
t
t
Max  
Max  
35  
10  
35  
10  
ns  
µs  
RLQV  
REA  
Output Valid  
(3)  
Read ES Access time  
Read Busy time, 128Mb, 256Mb,  
512Mb Dual Die  
Write Enable High to  
Ready/Busy High  
t
t
R
WHBH  
Read Busy time, 512Mb, 1Gb  
Max  
Max  
Min  
15  
100  
80  
12  
100  
60  
µs  
ns  
ns  
t
t
WB  
Write Enable High to Ready/Busy Low  
Write Enable High to Read Enable Low  
WHBL  
t
t
WHR  
WHRL  
Write Enable Low to  
Write Cycle time  
t
t
Min  
60  
50  
ns  
WLWL  
WC  
Write Enable Low  
Note: 1. The time to Ready depends on the value of the pull-up resistor tied to the Ready/Busy pin. See Figures 36, 37 and 38.  
2. To break the sequential read cycle, E must be held High for longer than t  
3. ES = Electronic Signature.  
.
EHEL  
37/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 25. Command Latch AC Waveforms  
CL  
tCLHWL  
tWHCLL  
(CL Setup time)  
(CL Hold time)  
tWHEH  
(E Hold time)  
tELWL  
(E Setup time)  
E
tWLWH  
W
tALLWL  
tWHALH  
(ALSetup time)  
(AL Hold time)  
AL  
tDVWH  
(Data Setup time)  
tWHDX  
(Data Hold time)  
I/O  
Command  
ai08028  
Figure 26. Address Latch AC Waveforms  
tCLLWL  
(CL Setup time)  
CL  
tELWL  
tWLWL  
tWLWL  
tWLWL  
(E Setup time)  
E
tWLWH  
tWLWH  
tWLWH  
tWLWH  
W
tWHWL  
tWHALL  
tALHWL  
tWHWL  
tWHALL  
tWHWL  
tWHALL  
(AL Setup time)  
(AL Hold time)  
AL  
I/O  
tDVWH  
tDVWH  
tWHDX  
tDVWH  
tWHDX  
tDVWH  
tWHDX  
(Data Setup time)  
tWHDX  
(Data Hold time)  
Adrress  
cycle 3  
Adrress  
cycle 2  
Adrress  
cycle 4  
Adrress  
cycle 1  
ai08029  
Note: Address cycle 4 is only required for 512Mb and 1Gb devices.  
38/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 27. Data Input Latch AC Waveforms  
tWHCLH  
(CL Hold time)  
CL  
E
tWHEH  
(E Hold time)  
tALLWL  
tWLWL  
(ALSetup time)  
AL  
W
tWLWH  
tWLWH  
tWLWH  
tDVWH  
tDVWH  
tWHDX  
tDVWH  
tWHDX  
(Data Setup time)  
tWHDX  
(Data Hold time)  
Data In  
Last  
I/O  
Data In 0  
Data In 1  
ai08030  
Figure 28. Sequential Data Output after Read AC Waveforms  
tRLRL  
(Read Cycle time)  
E
tRHRL  
(R High Holdtime)  
tEHQZ  
R
tRHQZ  
tRHQZ  
tRLQV  
tRLQV  
tRLQV  
(R Accesstime)  
I/O  
RB  
Data Out  
Data Out  
Data Out  
tBHRL  
ai08031  
Note: 1. CL = Low, AL = Low, W = High.  
39/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 29. Read Status Register AC Waveform  
tCLLRL  
CL  
tWHCLL  
tCLHWL  
tWHEH  
E
tELWL  
tWLWH  
W
R
tELQV  
tWHRL  
tEHQZ  
tRHQZ  
tDZRL  
tWHDX  
tDVWH  
(Data Setup time)  
tRLQV  
(Data Hold time)  
Status Register  
Output  
I/O  
70h  
ai08032  
Figure 30. Read Electronic Signature AC Waveform  
CL  
E
W
AL  
tALLRL1  
R
tRLQV  
(Read ES Access time)  
Man.  
code  
Device  
code  
I/O  
90h  
00h  
Read Electronic 1st Cycle  
Manufacturer and  
Device Codes  
Signature  
Command  
Address  
ai08039b  
Note: Refer to Table 12. for the values of the Manufacturer and Device Codes.  
40/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 31. Page Read A/ Read B Operation AC Waveform  
CL  
tEHEL  
tEHQZ  
tEHBH  
E
tWLWL  
W
tWHBL  
tWHBH  
AL  
tALLRL2  
tRLRL  
tRHQZ  
tRHBL  
(Read Cycle time)  
R
tRLRH  
tBLBH1  
RB  
I/O  
Data  
N
Data  
N+1  
Data  
N+2  
Data  
Last  
00h or  
01h  
Add.N Add.N Add.N  
cycle 2 cycle 3 cycle 4  
Add.N  
cycle 1  
Data Output  
from Address N to Last Byte or Word in Page  
Command  
Code  
Address N Input  
Busy  
ai08033b  
Note: Address cycle 4 is only required for 512Mb and 1Gb devices.  
41/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 32. Read C Operation, One Page AC Waveform  
CL  
E
W
tWHBH  
tWHALL  
AL  
tALLRL2  
tBHRL  
R
Data  
Last  
Add. M Add. M Add. M Add. M  
cycle 1 cycle 2 cycle 3 cycle 4  
I/O  
RB  
50h  
Data M  
Command  
Code  
Data Output from M to  
Last Byte or Word in Area C  
Address M Input  
Busy  
ai08035  
Note: 1. A0-A7 is the address in the Spare Memory area, where A0-A3 are valid and A4-A7 are ‘don’t care’.  
42/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 33. Page Program AC Waveform  
CL  
E
tWLWL  
tWLWL  
tWLWL  
(Write Cycle time)  
W
tWHBL  
tBLBH2  
(Program Busy time)  
AL  
R
Add.N  
Add.N Add.N  
cycle 1 cycle 2  
Add.N  
cycle 3  
I/O  
RB  
80h  
Last  
N
10h  
70h  
SR0  
cycle 4  
Confirm  
Code  
Page Program  
Setup Code  
Page  
Program  
Address Input  
Data Input  
Read Status Register  
ai08037  
Note: Address cycle 4 is only required for 512Mb and 1Gb devices.  
43/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 34. Block Erase AC Waveform  
CL  
E
tWLWL  
(Write Cycle time)  
W
tBLBH3  
tWHBL  
(Erase Busy time)  
AL  
R
Add.  
Add.  
Add.  
I/O  
60h  
D0h  
70h  
SR0  
cycle 1 cycle 2  
cycle 3  
RB  
Block Erase  
Setup Command  
Confirm  
Code  
Block Erase  
Read Status Register  
Block Address Input  
ai08038b  
Note: Address cycle 3 is required for 512Mb and 1Gb devices only.  
Figure 35. Reset AC Waveform  
W
AL  
CL  
R
I/O  
RB  
FFh  
tBLBH4  
(Reset Busy time)  
ai08043  
44/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Ready/Busy Signal Electrical Characteristics  
Figures 37, 36 and 38 show the electrical charac-  
teristics for the Ready/Busy signal. The value re-  
quired for the resistor RP can be calculated using  
the following equation:  
Figure 37. Ready/Busy Load Circuit  
(
)
V
V
DDmax  
R min= -----------------------------------------------------------  
+ I  
OLmax  
P
I
L
OL  
ibusy  
R
P
V
DD  
So,  
1,85V  
R min(1,8V)= ---------------------------  
P
+
3mA  
I
DEVICE  
L
3,2V  
RB  
R min(3V)= ---------------------------  
Open Drain Output  
P
+
8mA  
I
L
where IL is the sum of the input currents of all the  
devices tied to the Ready/Busy signal. RP max is  
determined by the maximum value of tr.  
Figure 36. Ready/Busy AC Waveform  
V
SS  
ready V  
DD  
V
OH  
V
AI07563B  
OL  
busy  
t
t
r
f
AI07564B  
Figure 38. Resistor Value Versus Waveform Timings For Ready/Busy Signal  
V
= 1.8V, C = 30pF  
V
= 3.3V, C = 100pF  
DD  
L
DD  
L
400  
300  
200  
400  
300  
200  
4
3
2
4
3
2
400  
300  
2.4  
200  
1.2  
1.7  
120  
100  
0
1
100  
0
1
0.85  
0.8  
3.6  
100  
3.6  
90  
0.57  
0.6  
3.6  
60  
1.7  
0.43  
1.7  
30  
1.7  
3.6  
1.7  
1
2
3
4
1
2
3
4
R
(KΩ)  
R
(KΩ)  
P
P
t
t
r
ibusy  
f
ai07565B  
Note: T = 25°C.  
45/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
PACKAGE MECHANICAL  
Figure 39. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Outline  
1
48  
e
D1  
B
L1  
24  
25  
A2  
A
E1  
E
A1  
α
L
DIE  
C
CP  
TSOP-G  
Note: Drawing is not to scale.  
Table 22. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data  
millimeters  
Min  
inches  
Min  
Symbol  
Typ  
Max  
1.200  
0.150  
1.050  
0.270  
0.210  
0.080  
12.100  
20.200  
18.500  
Typ  
Max  
A
A1  
A2  
B
0.0472  
0.0059  
0.0413  
0.0106  
0.0083  
0.0031  
0.4764  
0.7953  
0.7283  
0.100  
1.000  
0.220  
0.050  
0.950  
0.170  
0.100  
0.0039  
0.0394  
0.0087  
0.0020  
0.0374  
0.0067  
0.0039  
C
CP  
D1  
E
12.000  
20.000  
18.400  
0.500  
0.600  
0.800  
3°  
11.900  
19.800  
18.300  
0.4724  
0.7874  
0.7244  
0.0197  
0.0236  
0.0315  
3°  
0.4685  
0.7795  
0.7205  
E1  
e
L
0.500  
0.700  
0.0197  
0.0276  
L1  
α
0°  
5°  
0°  
5°  
46/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 40. WSOP48 – 48 lead Plastic Very Very Thin Small Outline, 12 x 17mm, Package Outline  
1
48  
e
b
D1  
L1  
A2  
A
24  
25  
E1  
E
θ
A1  
L
DIE  
c
ddd  
WSOP-A  
Note: Drawing not to scale.  
Table 23. WSOP48 lead Plastic Very Very Thin Small Outline, 12 x 17mm, Mechanical Data  
millimeters  
Min  
inches  
Min  
Symbol  
Typ  
Max  
0.65  
0.10  
0.57  
0.23  
0.17  
12.10  
0.06  
17.20  
15.50  
Typ  
Max  
0.026  
0.004  
0.022  
0.009  
0.007  
0.476  
0.002  
0.677  
0.610  
A
A1  
A2  
b
0.52  
0.16  
0.47  
0.13  
0.08  
11.90  
0.020  
0.006  
0.004  
0.472  
0.019  
0.005  
0.003  
0.469  
c
0.10  
D1  
ddd  
E
12.00  
17.00  
15.40  
0.50  
16.80  
15.30  
0.669  
0.606  
0.020  
0.022  
0.010  
0.661  
0.602  
E1  
e
L
0.55  
0.45  
0.65  
0.018  
0.026  
L1  
θ
0.25  
0°  
5°  
0°  
5°  
47/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 41. VFBGA55 8 x 10mm - 6x8 active ball array, 0.80mm pitch, Package Outline  
D
D2  
D1  
SD  
e
SE  
E1  
E2  
E
FE  
FE1  
FD1  
FD  
b
ddd  
A
A2  
A1  
BGA-Z61  
Note: Drawing is not to scale  
Table 24. VFBGA55 8 x 10mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data  
millimeters  
Min  
inches  
Min  
Symbol  
Typ  
Max  
Typ  
Max  
A
A1  
A2  
b
1.05  
0.041  
0.25  
0.010  
0.70  
0.50  
8.10  
0.028  
0.020  
0.319  
0.45  
8.00  
4.00  
5.60  
0.40  
7.90  
0.018  
0.315  
0.157  
0.220  
0.016  
0.311  
D
D1  
D2  
ddd  
E
0.10  
0.004  
0.398  
10.00  
5.60  
8.80  
0.80  
2.00  
1.20  
2.20  
0.60  
0.40  
0.40  
9.90  
10.10  
0.394  
0.220  
0.346  
0.031  
0.079  
0.047  
0.087  
0.024  
0.016  
0.016  
0.390  
E1  
E2  
e
FD  
FD1  
FE  
FE1  
SD  
SE  
48/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 42. TFBGA55 8 x 10mm - 6x8 active ball array - 0.80mm pitch, Package Outline  
D
D2  
D1  
SD  
e
SE  
E1  
E2  
E
FE  
FE1  
FD1  
FD  
b
ddd  
A
A2  
A1  
BGA-Z61  
Note: Drawing is not to scale  
Table 25. TFBGA55 8 x 10mm - 6x8 active ball array - 0.80mm pitch, Package Mechanical Data  
millimeters  
Min  
inches  
Min  
Symbol  
Typ  
Max  
Typ  
Max  
A
A1  
A2  
b
1.20  
0.047  
0.25  
0.010  
0.80  
0.45  
8.00  
4.00  
5.60  
0.031  
0.018  
0.315  
0.157  
0.220  
0.40  
7.90  
0.50  
8.10  
0.016  
0.311  
0.020  
0.319  
D
D1  
D2  
ddd  
E
0.10  
0.004  
0.398  
10.00  
5.60  
8.80  
0.80  
2.00  
1.20  
2.20  
0.60  
0.40  
0.40  
9.90  
10.10  
0.394  
0.220  
0.346  
0.031  
0.079  
0.047  
0.087  
0.024  
0.016  
0.016  
0.390  
E1  
E2  
e
FD  
FD1  
FE  
FE1  
SD  
SE  
49/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 43. VFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Outline  
D
D2  
D1  
FD1  
SD  
FD  
e
e
SE  
E
E2 E1  
FE  
FE1  
ddd  
BALL "A1"  
A
e
b
A2  
A1  
BGA-Z53  
Note: Drawing is not to scale.  
Table 26. VFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data  
millimeters  
Min  
inches  
Min  
Symbol  
Typ  
Max  
Typ  
Max  
A
A1  
A2  
b
1.050  
0.0413  
0.250  
0.0098  
0.700  
0.500  
8.600  
0.0276  
0.0197  
0.3386  
0.450  
8.500  
4.000  
7.200  
0.400  
8.400  
0.0177  
0.3346  
0.1575  
0.2835  
0.0157  
0.3307  
D
D1  
D2  
ddd  
E
0.100  
0.0039  
0.5945  
15.000  
5.600  
8.800  
0.800  
2.250  
0.650  
4.700  
3.100  
0.400  
0.400  
14.900  
15.100  
0.5906  
0.2205  
0.3465  
0.0315  
0.0886  
0.0256  
0.1850  
0.1220  
0.0157  
0.0157  
0.5866  
E1  
E2  
e
FD  
FD1  
FE  
FE1  
SD  
SE  
50/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 44. TFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Outline  
D
D2  
D1  
FD1  
SD  
FD  
e
e
SE  
E
E2 E1  
FE  
FE1  
ddd  
BALL "A1"  
A
e
b
A2  
A1  
BGA-Z53  
Note: Drawing is not to scale  
Table 27. TFBGA63 8.5 x 15mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data  
millimeters  
inches  
Symbol  
Typ  
Min  
Max  
Typ  
Min  
Max  
A
A1  
A2  
b
1.200  
0.0472  
0.250  
0.600  
0.400  
8.400  
0.0098  
0.0236  
0.0157  
0.3307  
0.450  
8.500  
4.000  
7.200  
0.500  
8.600  
0.0177  
0.3346  
0.1575  
0.2835  
0.0197  
0.3386  
D
D1  
D2  
ddd  
E
0.100  
0.0039  
0.5945  
15.000  
5.600  
8.800  
0.800  
2.250  
0.650  
4.700  
3.100  
0.400  
0.400  
14.900  
15.100  
0.5906  
0.2205  
0.3465  
0.0315  
0.0886  
0.0256  
0.1850  
0.1220  
0.0157  
0.0157  
0.5866  
E1  
E2  
e
FD  
FD1  
FE  
FE1  
SD  
SE  
51/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
PART NUMBERING  
Table 28. Ordering Information Scheme  
Example:  
NAND512R3A  
0
A ZA  
1
T
Device Type  
NAND = NAND Flash Memory  
Density  
128 = 128Mb  
256 = 256Mb  
512 = 512Mb  
01G = 1Gb  
Operating Voltage  
R = V = 1.7 to 1.95V  
DD  
W = V = 2.7 to 3.6V  
DD  
Bus Width  
3 = x8  
4 = x16  
Family Identifier  
A = 528 Bytes/ 264 Word Page  
Device Options  
0 = No Options  
1 = Automatic Page 0 Read at Power-up  
2 = Chip Enable Don’t Care Enabled  
3 = Chip Enable Don’t Care Enabled and Automatic Page 0 Read at Power-up  
Product Version  
A = 120nm process technology  
(Single Die 128Mb, 256Mb, 512Mb) (Dual Die 512Mb, 1Gb)  
Package  
N = TSOP48 12 x 20mm (all devices)  
V = WSOP48 12 x 17 x 0.65mm (128Mbit, 256Mbit and 512Mbit devices)  
ZA = VFBGA55 8 x 10 x 1mm, 6x8 ball array, 0.8mm pitch (128Mbit and 256Mbit devices)  
ZB = TFBGA55 8 x 10 x 1.2mm, 6x8 ball array, 0.8mm pitch (512Mbit Dual Die devices)  
ZA = VFBGA63 8.5 x 15 x 1mm, 6x8 ball array, 0.8mm pitch (512Mbit devices)  
ZB = TFBGA63 8.5 x 15 x 1.2mm, 6x8 ball array, 0.8mm pitch (1Gbit Dual Die devices)  
Temperature Range  
1 = 0 to 70 °C  
6 = –40 to 85 °C  
Option  
blank = Standard Packing  
T = Tape & Reel Packing  
E = Lead Free Package, Standard Packing  
F = Lead Free Package, Tape & Reel Packing  
Devices are shipped from the factory with the memory content bits, in valid blocks, erased to ’1’.  
For further information on any aspect of this device, please contact your nearest ST Sales Office.  
52/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
APPENDIX A. HARDWARE INTERFACE EXAMPLES  
Nand Flash devices can be connected to a micro-  
controller system bus for code and data storage.  
For microcontrollers that have an embedded  
NAND controller the NAND Flash can be connect-  
ed without the addition of glue logic (see  
Figure 45.). However a minimum of glue logic is  
required for general purpose microcontrollers that  
do not have an embedded NAND controller. The  
glue logic usually consists of a flip-flop to hold the  
Chip Enable, Address Latch Enable and Com-  
mand Latch Enable signals stable during com-  
mand and address latch operations, and some  
logic gates to simplify the firmware or make the de-  
sign more robust.  
A3 and CSn maps the flip-flop and NAND I/O in  
different address spaces inside the same chip se-  
lect unit, which improves the setup and hold times  
and simplifies the firmware. The structure uses the  
microcontroller DMA (Direct Memory Access) en-  
gines to optimize the transfer between the NAND  
Flash and the system RAM.  
For any interface with glue logic, the extra delay  
caused by the gates and flip-flop must be taken  
into account. This delay must be added to the mi-  
crocontroller’s AC characteristics and register set-  
tings to get the NAND Flash setup and hold times.  
For mass storage applications (hard disk emula-  
tions or systems where a huge amount of storage  
is required) NAND Flash memories can be con-  
nected together to build storage modules (see Fig-  
ure 47.).  
Figure 46. gives an example of how to connect a  
NAND Flash to a general purpose microcontroller.  
The additional OR gates allow the microcontrol-  
ler’s Output Enable and Write Enable signals to be  
used for other peripherals. The OR gate between  
Figure 45. Connection to Microcontroller, Without Glue Logic  
AD17  
AD(24:16)  
AL  
CL  
R
AD16  
Microcontroller  
G
W
E
W
NAND  
Flash  
CSn  
DQ  
I/O  
PWAITEN  
RB  
V
DD  
V
or V  
SS  
DD  
or General Purpose I/O  
WP  
AI08045b  
53/56  
NAND128-A, NAND256-A, NAND512-A, NAND01G-A  
Figure 46. Connection to Microcontroller, With Glue Logic  
G
R
W