PCM1798DB应用文章市场行情现货热卖使用介绍供应商报价-中国IC网-芯三七

ꢊ

ꢜꢝ

ꢝ

ꢉ

ꢊ

ꢝ

ꢞ

ꢟ

ꢠ

ꢀ

ꢝ

ꢞ

ꢡ

ꢜ

ꢢ

ꢣ

ꢤ

ꢥ

ꢝ

ꢞ

ꢦ

ꢌ

ꢧ

ꢨ

ꢩ

ꢤ

ꢋ

ꢠ

ꢤ

ꢣ

ꢝ

ꢜ

ꢦ

ꢧ

ꢠ

ꢣ

ꢤ

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢅ

ꢆ

SLES102 – DECEMBER 2003

ꢇ

ꢈ

ꢉ

ꢊ

ꢋ

ꢌ

ꢍ

ꢃ

ꢅ

ꢇ

ꢉ

ꢎ

ꢏ

ꢐ

ꢑ

ꢒ

ꢂ

ꢀ

ꢓ

ꢋ

ꢔ

ꢕ

ꢍ

ꢒ

ꢖ

ꢗ

ꢒ

ꢔ

ꢁ

ꢘ

ꢖ

ꢁ

ꢑ

ꢘ

ꢕ

ꢂ

ꢘ

ꢔ

ꢌ

ꢍ

ꢒ

ꢙ

ꢖ

ꢋ

ꢚ

ꢑ

ꢌ

ꢘ

ꢛ

ꢘ

ꢚ

ꢖ

ꢋ

ꢕ

ꢋ

ꢌ

ꢒ

ꢓ

ꢉ

ꢌ

ꢚ

ꢉ

ꢒ

ꢔ

ꢒ

ꢓ

ꢚ

ꢕ

ꢚ

ꢔ

ꢗ

ꢘ

ꢛ

ꢌ

ꢘ

ꢛ

D

5-V Tolerant Digital Inputs

FEATURES

Small 28-Lead SSOP Package, Lead-Free

Product

D

24-Bit Resolution

D

Analog Performance:

− Dynamic Range: 123 dB

− THD+N: 0.0005%

Pin Assignment Compatible With PCM1794

APPLICATIONS

D

Differential Current Output: 4 mA p-p

D

A/V Receivers

8× Oversampling Digital Filter:

− Stop-Band Attenuation: –98 dB

− Pass-Band Ripple: 0.0002 dB

DVD Players

Musical Instruments

HDTV Receivers

D

Sampling Frequency: 10 kHz to 200 kHz

System Clock: 128, 192, 256, 384, 512, or

768 f With Autodetect

S

Car Audio Systems

Digital Multitrack Recorders

Other Applications Requiring 24-Bit Audio

D

Accepts 16- and 24-Bit Audio Data

2

D

PCM Data Formats: Standard, I S, and

Left-Justified

DESCRIPTION

D

Interface Available for Optional External

Digital Filter or DSP

The PCM1798 is a monolithic CMOS integrated circuit that

includes stereo digital-to-analog converters and support

circuitry in a small 28-lead SSOP package. The data

converters use TI’s advanced segment DAC architecture

to achieve excellent dynamic performance and improved

tolerance to clock jitter. The PCM1798 provides balanced

current outputs, allowing the user to optimize analog

performance externally. Sampling rates up to 200 kHz are

supported.

D

Digital De-Emphasis

Digital Filter Rolloff: Sharp or Slow

Soft Mute

Zero Flag

Dual-Supply Operation: 5-V Analog, 3.3-V

Digital

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate

precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to

damage because very small parametric changes could cause the device not to meet its published specifications.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments

semiconductor products and disclaimers thereto appears at the end of this data sheet.

ꢀꢛ ꢚ ꢖꢙ ꢁ ꢌꢋ ꢚꢔ ꢖ ꢒꢌꢒ ꢪꢠ ꢥꢞ ꢝ ꢦꢩ ꢣꢪꢞꢠ ꢪꢤ ꢢꢜ ꢝ ꢝ ꢧꢠꢣ ꢩꢤ ꢞꢥ ꢫꢜꢬ ꢭꢪꢢ ꢩꢣꢪ ꢞꢠ ꢡꢩ ꢣꢧꢮ ꢀꢝ ꢞꢡꢜ ꢢꢣꢤ

ꢢ ꢞꢠ ꢥꢞꢝ ꢦ ꢣꢞ ꢤ ꢫꢧ ꢢ ꢪ ꢥꢪ ꢢ ꢩ ꢣꢪ ꢞꢠꢤ ꢫ ꢧꢝ ꢣꢯꢧ ꢣꢧ ꢝ ꢦꢤ ꢞꢥ ꢌꢧꢨ ꢩꢤ ꢋꢠꢤ ꢣꢝ ꢜꢦ ꢧꢠꢣ ꢤ ꢤꢣ ꢩꢠꢡ ꢩꢝ ꢡ ꢟ ꢩꢝ ꢝ ꢩ ꢠꢣꢰꢮ

ꢀꢝ ꢞ ꢡꢜꢢ ꢣ ꢪꢞ ꢠ ꢫꢝ ꢞ ꢢ ꢧ ꢤ ꢤ ꢪꢠ ꢱ ꢡꢞ ꢧ ꢤ ꢠꢞꢣ ꢠꢧ ꢢꢧ ꢤꢤ ꢩꢝ ꢪꢭ ꢰ ꢪꢠꢢ ꢭꢜꢡ ꢧ ꢣꢧ ꢤꢣꢪ ꢠꢱ ꢞꢥ ꢩꢭ ꢭ ꢫꢩ ꢝ ꢩꢦ ꢧꢣꢧ ꢝ ꢤꢮ

Copyright  2003, Texas Instruments Incorporated

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

ORDERING INFORMATION

OPERATION

TEMPERATURE

RANGE

PACKAGE

MARKING

ORDERING

NUMBER

TRANSPORT

MEDIA

PRODUCT

PACKAGE

PACKAGE CODE

PCM1798DB

Tube

PCM1798DB

28-lead SSOP

28DB

–25°C to 85°C

PCM1798

PCM1798DBR

Tape and reel

ABSOLUTE MAXIMUM RATINGS

(1)

over operating free-air temperature range unless otherwise noted

PCM1798

V

1, V 2L, V 2R

CC CC

–0.3 V to 6.5 V

–0.3 V to 4 V

0.1 V

CC

DD

Supply voltage

Supply voltage differences: V 1, V 2L, V 2R

CC CC CC

Ground voltage differences: AGND1, AGND2, AGND3L, AGND3R, DGND

0.1 V

LRCK, DATA, BCK, SCK, FMT1, FMT0, MONO, CHSL, DEM, MUTE, RST,

ZERO

–0.3 V to 6.5 V

Digital input voltage

Analog input voltage

–0.3 V to (V

+ 0.3 V) < 4 V

DD

–0.3 V to (V

+ 0.3 V) < 6.5 V

CC

Input current (any pins except supplies)

Ambient temperature under bias

Storage temperature

10 mA

–40°C to 125°C

–55°C to 150°C

150°C

Junction temperature

Lead temperature (soldering)

Package temperature (IR reflow, peak)

260°C, 5 s

260°C

(1)

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

all specifications at T = 25°C, V 1 = V 2L = V 2R = 5 V, V

= 3.3 V, f = 44.1 kHz, system clock = 256 f , and 24-bit data, unless

A

CC

DD

S

otherwise noted

PCM1798DB

PARAMETER

TEST CONDITIONS

UNIT

MIN

TYP

MAX

RESOLUTION

DATA FORMAT

24

Bits

2

Audio data interface format

Audio data bit length

Audio data format

Standard, I S, left-justified

16-, 24-bit selectable

MSB first, 2s complement

f

S

Sampling frequency

System clock frequency

10

200

kHz

128, 192, 256, 384, 512, 768 f

S

DIGITAL INPUT/OUTPUT

Logic family

TTL compatible

V

2

IH

IL

Input logic level

Input logic current

Output logic level

VDC

µA

0.8

10

I

IH

I

IL

V

= V

DD

= 0 V

IN

–10

2.4

0.4

V

I

= –2 mA

= 2 mA

OH

OL

OH

OL

VDC

V

I

2

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

ELECTRICAL CHARACTERISTICS (Continued)

all specifications at T = 25°C, V 1 = V 2L = V 2R = 5 V, V

= 3.3 V, f = 44.1 kHz, system clock = 256 f , and 24-bit data, unless

A

CC

DD

S

otherwise noted

PCM1798DB

TYP

PARAMETER

TEST CONDITIONS

UNIT

MIN

MAX

(1)(2)

DYNAMIC PERFORMANCE

f

= 44.1 kHz

0.0005% 0.001%

S

= 96 kHz

0.001%

0.0015%

123

THD+N at V

OUT

= 0 dB

= 192 kHz

EIAJ, A-weighted, f = 44.1 kHz

S

EIAJ, A-weighted, f = 96 kHz

S

120

116

123

Dynamic range

dB

EIAJ, A-weighted, f = 192 kHz

123

S

EIAJ, A-weighted, f = 44.1 kHz

S

EIAJ, A-weighted, f = 96 kHz

S

123

Signal-to-noise ratio

EIAJ, A-weighted, f = 192 kHz

123

S

f

S

f

S

f

S

= 44.1 kHz

= 96 kHz

119

118

Channel separation

Level linearity error

dB

= 192 kHz

117

V

= –120 dB

1

OUT

(1)(2)(3)

DYNAMIC PERFORMANCE (MONO MODE)

f

= 44.1 kHz

= 96 kHz

0.0005%

0.001%

0.0015%

126

S

THD+N at V

OUT

= 0 dB

= 192 kHz

EIAJ, A-weighted, f = 44.1 kHz

S

EIAJ, A-weighted, f = 96 kHz

S

126

Dynamic range

dB

EIAJ, A-weighted, f = 192 kHz

126

S

EIAJ, A-weighted, f = 44.1 kHz

S

EIAJ, A-weighted, f = 96 kHz

S

126

Signal-to-noise ratio

EIAJ, A-weighted, f = 192 kHz

126

S

(1)

Filter condition:

THD+N: 20-Hz HPF, 20-kHz AES17 LPF

Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted

Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted

Channel separation: 20-Hz HPF, 20-kHz AES17 LPF

Analog performance specifications are measured using the System Twot Cascade audio measurement system by Audio Precision in the

averagingmode.

(2)

(3)

Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 24.

Dynamic performance and dc accuracy are specified at the output of the measurement circuit as shown in Figure 25.

Audio Precision and System Two are trademarks of Audio Precision, Inc.

Other trademarks are the property of their respective owners.

3

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

ELECTRICAL CHARACTERISTICS (Continued)

all specifications at T = 25°C, V 1 = V 2L = V 2R = 5 V, V

= 3.3 V, f = 44.1 kHz, system clock = 256 f , and 24-bit data, unless

A

CC

DD

S

otherwise noted

PCM1798DB

TYP

PARAMETER

TEST CONDITIONS

UNIT

MIN

MAX

ANALOG OUTPUT

Gain error

–7

–3

–2

2

0.5

4

7

3

2

% of FSR

mA p-p

mA

Gain mismatch, channel-to-channel

Bipolar zero error

At BPZ

Output current

Full scale (0 dB)

At BPZ

Center current

–3.5

DIGITAL FILTER PERFORMANCE

De-emphasis error

0.1

dB

FILTER CHARACTERISTICS–1: SHARP ROLLOFF

0.0002 dB

–3 dB

0.454 f

S

Pass band

0.49 f

S

Stop band

0.546 f

–98

S

Pass-band ripple

0.0002

dB

s

Stop-band attenuation

Stop band = 0.546 f

S

Delay time

38/f

S

FILTER CHARACTERISTICS–2: SLOW ROLLOFF

0.001 dB

–3 dB

0.21 f

S

Pass band

0.448 f

S

Stop band

Pass-band ripple

0.79 f

–80

S

0.001

dB

s

Stop-band attenuation

Delay time

Stop band = 0.732 f

S

38/f

S

POWER SUPPLY REQUIREMENTS

V

3

3.3

5

3.6

VDC

DD

CC

1

Voltage range

Supply current

2L

4.75

5.25

9

V

CC

2R

f

S

f

S

f

S

f

S

f

S

f

S

f

S

f

S

f

S

= 44.1 kHz

= 96 kHz

7

13

I

mA

mW

DD

CC

= 192 kHz

= 44.1 kHz

= 96 kHz

25

(1)

18

23

19

I

= 192 kHz

= 44.1 kHz

= 96 kHz

20

115

140

180

150

(1)

Power dissipation

TEMPERATURE RANGE

= 192 kHz

Operation temperature

Thermal resistance

–25

85

°C

θ

JA

28-pin SSOP

100

°C/W

(1)

Input is BPZ data.

4

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢅ

ꢆ

www.ti.com

SLES102 – DECEMBER 2003

PIN ASSIGNMENTS

PCM1798

(TOP VIEW)

28

27

26

25

24

23

22

21

20

19

18

17

16

15

1

MONO

CHSL

DEM

LRCK

DATA

BCK

V

2L

CC

2

AGND3L

3

I

L–

L+

OUT

4

OUT

5

AGND2

6

V

1

CC

7

SCK

DGND

L

R

COM

REF

8

9

V

I

DD

MUTE

FMT0

FMT1

ZERO

RST

10

11

12

13

14

AGND1

I

R–

R+

OUT

AGND3R

2R

V

CC

5

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

Terminal Functions

TERMINAL

I/O

DESCRIPTIONS

NAME

AGND1

AGND2

AGND3L

AGND3R

BCK

19

24

27

16

6

–

I

Analog ground (internal bias)

Analog ground (L-channel DACFF)

Analog ground (R-channel DACFF)

(1)

Bit clock input

L-, R-channel select

Serial audio data input

(1)

CHSL

2

I

DATA

5

I

DEM

3

I

De-emphasis enable

Digital ground

DGND

FMT0

8

–

I

(1)

11

12

25

26

17

18

20

4

Audio data format select

FMT1

I

L+

L–

R+

R–

O

–

I

L-channel analog current output +

L-channel analog current output –

R-channel analog current output +

R-channel analog current output –

Output current reference bias pin

OUT

REF

(1)

Left and right clock (f ) input

S

LRCK

MONO

MUTE

RST

(1)

1

I

Monaural mode enable

(1)

10

14

7

I

Mute control

(1)

I

Reset

System clock input

Analog power supply, 5 V

(1)

SCK

I

V

CC

V

CC

V

CC

V

1

23

28

15

22

21

9

–

O

2L

2R

Analog power supply (L-channel DACFF), 5 V

Analog power supply (R-cahnnel DACFF), 5 V

L-channel internal bias decoupling pin

R-channel internal bias decoupling pin

Digital power supply, 3.3 V

L

COM

DD

R

ZERO

13

Zero flag

(1)

Schmitt-trigger input, 5-V tolerant

6

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

FUNCTIONAL BLOCK DIAGRAM

I

L–

L+

OUT

LRCK

Audio

BCK

Current

Segment

DAC

V

OUT

L

Data Input

DATA

I/F

OUT

I/V and Filter

8

Oversampling

Digital

Filter

and

Function

Control

V

I

L

COM

MUTE

FMT1

FMT0

MONO

CHSL

Advanced

Segment

DAC

Bias

and

Vref

REF

V

COM

R

Modulator

Function

Control

I/F

I

R–

OUT

Current

Segment

DAC

V R

OUT

DEM

RST

I

R+

I/V and Filter

System

Clock

Manager

ZERO

Zero

Power Supply

Detect

7

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢅ

ꢆ

www.ti.com

SLES102 – DECEMBER 2003

TYPICAL PERFORMANCE CURVES

DIGITAL FILTER

Digital Filter Response

AMPLITUDE

vs

FREQUENCY

AMPLITUDE

vs

FREQUENCY

5

0.0005

0

−20

0.00044

3

0.0003

−40

2

0.0002

−60

1

0.0001

0

−80

−1

−0.0001

−100

−120

−140

−160

−2

−0.0002

−3

−0.0003

−4

−0.0004

−5

−0.0005

0.0

0.1

0.2

0.3

0.4

0.5

0

1

2

3

4

Frequency [× f ]

S

Frequency[× f ]

S

Figure 1. Frequency Response, Sharp Rolloff

Figure 2. Pass-Band Ripple, Sharp Rolloff

AMPLITUDE

vs

FREQUENCY

AMPLITUDE

vs

FREQUENCY

0

−20

0

−2

−4

−40

−6

−60

−8

−80

−10

−12

−14

−16

−18

−20

−100

−120

−140

−160

0

1

2

3

4

0.0

0.1

0.2

0.3

0.4

0.5

0.6

Frequency[× f ]

S

Figure 3. Frequency Response, Slow Rolloff

Figure 4. Transition Characteristics, Slow Rolloff

8

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢅ

ꢆ

www.ti.com

SLES102 – DECEMBER 2003

De-Emphasis Filter

DE-EMPHASIS LEVEL

DE-EMPHASIS ERROR

vs

FREQUENCY

0

−1

−2

−3

−4

−5

−6

−7

−8

−9

−10

0.5

0.4

0.3

0.2

0.1

f

= 44.1 kHz

f = 44.1 kHz

S

−

0.0

−0.1

−0.2

−0.3

−0.4

−0.5

0

2

4

6

8

10 12 14 16 18 20

0

2

4

6

8

10 12 14 16 18 20

f – Frequency – kHz

Figure 5

Figure 6

9

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

ANALOG DYNAMIC PERFORMANCE

Supply Voltage Characteristics

TOTAL HARMONIC DISTORTION + NOISE

DYNAMIC RANGE

vs

SUPPLY VOLTAGE

126

124

122

120

118

116

0.01

f

= 96 kHz

S

f

= 48 kHz

S

f

= 192 kHz

S

0.001

f

S

= 192 kHz

f

S

= 48 kHz

f

S

= 96 kHz

5.25

0.0001

4.50

4.75

5.00

5.50

4.50

4.75

5.00

5.25

5.50

V

CC

– Supply Voltage – V

V

CC

– Supply Voltage – V

Figure 7

Figure 8

SIGNAL-to-NOISE RATIO

vs

CHANNEL SEPARATION

vs

SUPPLY VOLTAGE

126

124

122

120

118

116

122

120

118

116

114

112

f

S

= 96 kHz

f

= 96 kHz

S

f

S

= 48 kHz

f

S

= 192 kHz

f

S

= 48 kHz

f

= 192 kHz

S

4.50

4.75

5.00

5.25

5.50

4.50

4.75

5.00

5.25

5.50

V

CC

– Supply Voltage – V

V

CC

– Supply Voltage – V

Figure 10

Figure 9

NOTE: PCM mode, T = 25°C, V

= 3.3 V, measurement circuit is Figure 24.

A

DD

10

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢅ

ꢆ

www.ti.com

SLES102 – DECEMBER 2003

Temperature Characteristics

TOTAL HARMONIC DISTORTION + NOISE

DYNAMIC RANGE

vs

FREE-AIR TEMPERATURE

126

124

122

120

118

116

0.01

f

= 96 kHz

S

f

S

= 48 kHz

f

= 192 kHz

S

f

= 96 kHz

S

0.001

f

= 192 kHz

S

f

S

= 48 kHz

0.0001

−50

−25

0

25

50

75

100

−50

−25

0

25

50

75

100

T

A

– Free-Air Temperature – °C

T

A

– Free-Air Temperature – °C

Figure 11

Figure 12

SIGNAL-to-NOISE RATIO

vs

FREE-AIR TEMPERATURE

CHANNEL SEPARATION

vs

FREE-AIR TEMPERATURE

126

124

122

120

118

116

122

120

118

116

114

112

f

= 96 kHz

S

f

= 96 kHz

= 48 kHz

S

f

= 192 kHz

S

f

S

f

= 48 kHz

S

f

= 192 kHz

S

−50

−25

0

25

50

75

100

−50

−25

0

25

50

75

100

T

A

– Free-Air Temperature – °C

T

A

– Free-Air Temperature – °C

Figure 13

Figure 14

NOTE: PCM mode, V

DD

= 3.3 V, V = 5 V, measurement circuit is Figure 24.

CC

11

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

AMPLITUDE

vs

AMPLITUDE

vs

FREQUENCY

0

−20

0

−20

−40

−60

−80

−100

−120

−140

−160

−100

−120

−140

−160

0

2

4

6

8

10 12 14 16 18 20

0

10 20 30 40 50 60 70 80 90 100

f – Frequency – kHz

NOTE: f = 48 kHz, 32768 point 8 average, T = 25°C, V

= 3.3 V,

NOTE: f = 96 kHz, 32768 point 8 average, T = 25°C, V

= 3.3 V,

S

A

DD

S

A

DD

V

CC

= 5 V, measurement circuit is Figure 24.

V

CC

= 5 V, measurement circuit is Figure 24.

Figure 15. –60-db Output Spectrum, BW = 20 kHz

Figure 16. –60-db Output Spectrum, BW = 100 kHz

TOTAL HARMONIC DISTORTION + NOISE

vs

INPUT LEVEL

10

1

0.1

0.01

0.001

0.0001

−90 −80 −70 −60 −50 −40 −30 −20 −10

0

Input Level – dBFS

NOTE: f = 48 kHz, T = 25°C, V

DD

= 3.3 V, V = 5 V,

CC

S

A

measurement circuit is Figure 24.

Figure 17. THD+N vs Input Level, PCM Mode

12

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

SYSTEM CLOCK AND RESET FUNCTIONS

System Clock Input

The PCM1798 requires a system clock for operating the digital interpolation filters and advanced segment DAC

modulators. The system clock is applied at the SCK input (pin 7). The PCM1798 has a system clock detection circuit

that automatically senses the frequency at which the system clock is operating. Table 1 shows examples of system

clock frequencies for common audio sampling rates.

Figure 18 shows the timing requirements for the system clock input. For optimal performance, it is important to use

a clock source with low phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators

is an excellent choice for providing the PCM1798 system clock.

Table 1. System Clock Rates for Common Audio Sampling Frequencies

SYSTEM CLOCK FREQUENCY (f

) (MHz)

SCK

512 f

SAMPLING FREQUENCY

128 f

192 f

256 f

384 f

768 f

S

32 kHz

44.1 kHz

48 kHz

4.096

5.6488

6.144

8.4672

9.216

8.192

11.2896

12.288

24.576

49.152

12.288

16.9344

18.432

36.864

73.728

16.384

24.576

33.8688

36.864

73.728

22.5792

24.576

49.152

96 kHz

12.288

24.576

18.432

36.864

(1)

–

(1)

–

192 kHz

(1)

This system clock rate is not supported for the given sampling frequency.

t

(SCKH)

H

2 V

System Clock (SCK)

0.8 V

L

t

(SCKL)

t

(SCY)

PARAMETERS

MIN

13

(SCY)

0.4t

MAX UNITS

t

System clock pulse cycle time

ns

(SCY)

t

System clock pulse duration, HIGH

System clock pulse duration, LOW

0.4t

(SCY)

(SCKH)

t

(SCKL)

Figure 18. System Clock Input Timing

13

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

Power-On and External Reset Functions

The PCM1798 includes a power-on reset function. Figure 19 shows the operation of this function. With V

> 2 V,

DD

the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time

> 2 V.

V

DD

The PCM1798 also includes an external reset capability using the RST input (pin 14). This allows an external

controller or master reset circuit to force the PCM1798 to initialize to its default reset state.

Figure 20 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The

RST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock

periods. The external reset is especially useful in applications where there is a delay between the PCM1798 power

up and system clock activation.

V

DD

2.4 V (Max)

2 V (Typ)

1.6 V (Min)

Reset

Reset Removal

Internal Reset

System Clock

1024 System Clocks

Figure 19. Power-On Reset Timing

RST (Pin 14)

1.4 V

t

(RST)

Reset

Reset Removal

Internal Reset

System Clock

1024 System Clocks

PARAMETERS

Reset pulse duration, LOW

MIN

MAX UNITS

t

20

ns

(RST)

Figure 20. External Reset Timing

14

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

AUDIO DATA INTERFACE

Audio Serial Interface

The audio interface port is a 3-wire serial port. It includes LRCK (pin 4), BCK (pin 6), and DATA (pin 5). BCK is the

serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio

interface. Serial data is clocked into the PCM1798 on the rising edge of BCK. LRCK is the serial audio left/right word

clock.

The PCM1798 requires the synchronization of LRCK and the system clock, but does not need a specific phase

relation between LRCK and the system clock.

If the relationship between LRCK and the system clock changes more than 6 BCK, internal operation is initialized

within 1/f and the analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the

S

system clock is completed.

PCM Audio Data Formats and Timing

2

The PCM1798 supports industry-standard audio data formats, including standard right-justified, I S, and

left-justified. The data formats are shown in Figure 22. Data formats are selected using FMT0 (pin 11) and FMT1

(pin 12) as shown in Table 2. All formats require binary twos-complement, MSB-first audio data. Figure 21 shows

a detailed timing diagram for the serial audio interface.

1.4 V

LRCK

t

(BCL)

t

(BCH)

(LB)

BCK

t

(BCY)

(BL)

DATA

t

(DS)

(DH)

PARAMETERS

MIN MAX UNITS

t

BCK pulse cycle time

BCK pulse duration, LOW

BCK pulse duration, HIGH

BCK rising edge to LRCK edge

LRCK edge to BCK rising edge

DATA setup time

70

30

10

ns

(BCY)

(BCL)

(BCH)

(BL)

(LB)

(DS)

DATA hold time

(DH)

—

LRCK clock data

50% 2 bit clocks

Figure 21. Timing of Audio Interface

15

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

(1) Standard Data Format (Right-Justified); L-Channel = HIGH, R-Channel = LOW

1/f

S

LRCK

R-Channel

L-Channel

BCK

Audio Data Word = 16-Bit

14 15 16

1

2

15 16

LSB

1

2

15 16

DATA

MSB

Audio Data Word = 24-Bit

22 23 24

1

2

23 24

LSB

1

2

23 24

DATA

MSB

(2) Left-Justified Data Format; L-Channel = HIGH, R-Channel = LOW

1/f

S

LRCK

BCK

R-Channel

L-Channel

Audio Data Word = 24-Bit

DATA

1

2

23 24

LSB

1

2

23 24

1

2

MSB

2

(3) I S Data Format; L-Channel = LOW, R-Channel = HIGH

1/f

S

LRCK

BCK

L-Channel

R-Channel

Audio Data Word = 24-Bit

DATA

1

2

23 24

LSB

1

2

23 24

1

2

MSB

Figure 22. Audio Data Input Formats

16

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

FUNCTION DESCRIPTIONS

Audio data format

Audio format is selected using FMT0 (pin 11) and FMT1 (pin 12). The PCM1798 also supports monaural mode and DF

bypass mode using MONO (pin 1) and CHSL (pin 2). The PCM1798 can select the DF rolloff characteristics.

Table 2. Audio Data Format Select

MONO

CHSL

FMT1

FMT0

FORMAT

STEREO/MONO

Stereo

DF ROLLOFF

Sharp

Slow

2

I S

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

Left-justified format

Standard, 16-bit

Standard, 24-bit

Stereo

2

I S

Stereo

Left-justified format

Standard, 16-bit

Stereo

Slow

Stereo

Slow

Digital filter bypass

Mono

–

2

I S

Mono, L-channel

Mono, R-channel

Sharp

Left-justified format

Standard, 16-bit

Standard, 24-bit

2

I S

Left-justified format

Standard, 16-bit

Standard, 24-bit

Soft Mute

The PCM1798 supports mute operation. When MUTE (pin 10) is set to HIGH, both analog outputs are transitioned

to the bipolar zero level in –0.5-dB steps with a transition speed of 1/f per step. This system provides pop-free muting

S

of the DAC output.

De-Emphasis

The PCM1798 has a de-emphasis filter for the sampling frequency of 44.1 kHz. The de-emphasis filter is controlled

using DEM (pin 3).

Zero Detection

When the PCM1798 detects that the audio input data in the L-channel and the R-channel is continuously zero for

1024 f , the PCM1798 sets ZERO (pin 13)to HIGH.

S

17

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

APPLICATION INFORMATION

TYPICAL CONNECTION DIAGRAM

C

f

5 V

R

f

0.1 µF

MONO

CHSL

DEM

V

2L

1

2

28

27

26

25

24

23

22

21

20

19

18

17

16

15

10 µF

CC

−

AGND3L

Differential

to

Single

Converter

With

Low-Pass

Filter

+

I L−

OUT

3

C

f

V

OUT

L-Channel

LRCK

DATA

BCK

I

L+

4

OUT

f

PCM

Audio

Data

5 V

AGND2

5

−

V

1

CC

6

Source

+

10 µF

SCK

V L

COM

7

+

C

f

PCM1798

DGND

V

COM

R

8

R

0.1 µF

47 µF

10 kΩ

f

V

DD

I

REF

9

−

MUTE

FMT0

FMT1

ZERO

RST

AGND1

10

11

12

13

14

Differential

to

Single

Converter

With

Low-Pass

Filter

+

I

R−

C

OUT

f

V

OUT

R-Channel

Controller

I

R+

OUT

f

0.1 µF

5 V

AGND3R

−

V

CC

2R

+

10 µF

3.3 V

+

10 µF

Figure 23. Typical Application Circuit

APPLICATION CIRCUIT

The design of the application circuit is very important in order to actually realize the high S/N ratio of which the

PCM1798 is capable. This is because noise and distortion that are generated in an application circuit are not

negligible.

In the third-order LPF circuit of Figure 24, the output level is 2.1 V RMS, and 123 dB S/N is achieved.

I/V Section

The current of the PCM1798 on each of the output pins (I

L+, I

L–, I

R+, I

R–) is 4 mA p-p at 0 dB (full

OUT

scale). The voltage output level of the I/V converter (Vi) is given by following equation:

Vi = 4 mA p–p × R (R : feedback resistance of I/V converter)

f

An NE5534 op amp is recommended for the I/V circuit to obtain the specified performance. Dynamic performance

such as the gain bandwidth, settling time, and slew rate of the op amp affects the audio dynamic performance of the

I/V section.

Differential Section

The PCM1798 voltage outputs are followed by differential amplifier stages, which sum the differential signals for each

channel, creating a single-ended I/V op-amp output. In addition, the differential amplifiers provide a low-pass filter

function.

The op amp recommended for the differential circuit is the low-noise type.

18

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

C

1

2700 pF

R

820 Ω

1

V

CC

V

CC

C

3

C

11

0.1 µF

8200 pF

R

200 Ω

5

C

15

0.1 µF

C

22 pF

17

C

22 pF

19

7

5

R

220 Ω

R

7

2

3

8

6

3

−

I −

OUT

5

180 Ω

R

100 Ω

2

3

8

6

9

−

+

C

5

U

1

27000 pF

+

NE5534

U

4

3

NE5534

4

R

220 Ω

R

8

180 Ω

4

C

12

0.1 µF

R

6

200 Ω

C

0.1 µF

16

C

4

V

EE

8200 pF

V

EE

C

2

2700 pF

R

820 Ω

2

V

CC

C

13

0.1 µF

C

22 pF

18

7

5

2

3

8

6

−

I +

OUT

+

U

2

NE5534

4

V

= 15 V

= −15 V

= 50 kHz

CC

EE

C

14

0.1 µF

f

c

V

EE

Figure 24. Measurement Circuit

19

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

I

L– (Pin 26)

L+ (Pin 25)

I

–

+

OUT

OUT+

Figure 24

Circuit

I

OUT

3

2

1

I

R– (Pin 18)

R+ (Pin 17)

I

–

+

OUT

OUT–

Figure 24

Circuit

Balanced Out

I

OUT

Figure 25. Measurement Circuit for Monaural Mode

20

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE

V

DD

MONO

CHSL

DEM

V

2L

1

2

28

27

26

25

24

23

22

21

20

19

18

17

16

15

CC

External

Filter

Device

AGND3L

I

L–

L+

3

OUT

WDCK

LRCK

DATA

BCK

4

OUT

DATA

BCK

SCK

AGND2

5

V

1

CC

6

Analog

Output Stage

(See Figure 23)

SCK

V L

COM

7

PCM1798

DGND

V

COM

R

8

V

DD

I

REF

9

MUTE

FMT0

FMT1

ZERO

RST

AGND1

10

11

12

13

14

I

R–

R+

OUT

I

OUT

AGND3R

V

CC

2R

Figure 26. Connection Diagram for External DIgital Filter (Internal DF Bypass Mode) Application

Application for Interfacing With an External Digital Filter

For some applications, it may be desirable to use a programmable digital signal processor as an external digital filter

to perform the interpolation function. The following pin settings enable the external digital filter application mode.

D

MONO (pin 1) = LOW

CHSL (Pin 2) = HIGH

FMT0 (Pin 11) = HIGH

FMT1 (pin 12) = HIGH

The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of

Figure 26. The word clock (WDCK) must be operated at 8× or 4× the desired sampling frequency, f .

S

Pin Assignment When Using the External Digital Filter Interface

D

LRCK (pin 4): WDCK as word clock input

DATA (pin 5): Monaural audio data input

BCK (pin 6): Bit clock input

21

ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

Audio Format

The PCM1798 in the external digital filter interface mode supports the 24-bit right-justified audio format as shown

in Figure 27.

1/4 f or 1/8 f

S

WDCK

BCK

Audio Data Word = 24-Bit

23 24

1

2

3

4

5

6

7

8

9

10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

LSB

DATA

MSB

Figure 27. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application

System Clock (SCK) and Interface Timing

The PCM1798 in an application using an external digital filter requires the synchronization of WDCK and the system

clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, and DATA is

shown in Figure 28.

WDCK

1.4 V

t

(LB)

(BCH)

(BCL)

BCK

t

(BCY)

(BL)

DATA

t

(DS)

(DH)

PARAMETER

MIN

20

7

MAX UNITS

t

BCK pulse cycle time

ns

(BCY)

(BCL)

(BCH)

(BL)

BCK pulse duration, LOW

BCK pulse duration, HIGH

BCK rising edge to WDCK falling edge

WDCK falling edge to BCK rising edge

DATA setup time

7

5

(LB)

5

(DS)

DATA hold time

5

(DH)

Figure 28. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application

22

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆ

www.ti.com

SLES102 – DECEMBER 2003

ANALOG OUTPUT

Table 3 and Figure 29 show the relationship between the digital input code and analog output.

Table 3. Analog Output Current and Voltage

800000 (–FS)

–1.5

000000 (BPZ)

7FFFFF (+FS)

I

N [mA]

P [mA]

–3.5

–2.87

0

–5.5

OUT

I

–5.5

–1.5

OUT

V

N [V]

P [V]

–1.23

–4.51

OUT

V

–4.51

–1.23

2.98

OUT

V

[V]

–2.98

OUT

NOTE: V

N is the output of U1, V

measurementcircuit of Figure 24.

P is the output of U2, and V

OUT

is the output of U3 in the

OUT

OUTPUT CURRENT

vs

INPUT CODE

0

−1

−2

−3

−4

−5

−6

I

N

OUT

I

P

OUT

800000(–FS)

000000(BPZ)

7FFFFF(+FS)

Input Code – Hex

Figure 29. The Relationship Between Digital Input and Analog Output

23

MECHANICAL DATA

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN

0,38

0,22

0,65

28

M

0,15

15

0,25

0,09

5,60

5,00

8,20

7,40

Gage Plane

1

14

0,25

A

0°–ā8°

0,95

0,55

Seating Plane

0,10

2,00 MAX

0,05 MIN

PINS **

14

16

20

24

28

30

38

DIM

6,50

5,90

6,50

5,90

7,50

8,50

7,90

10,50

9,90

10,50 12,90

A MAX

A MIN

6,90

9,90

12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,

enhancements, improvements, and other changes to its products and services at any time and to discontinue

any product or service without notice. Customers should obtain the latest relevant information before placing

orders and should verify that such information is current and complete. All products are sold subject to TI’s terms

and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI

deems necessary to support this warranty. Except where mandated by government requirements, testing of all

parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for

their products and applications using TI components. To minimize the risks associated with customer products

and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,

copyright, maskworkright, orotherTIintellectualpropertyrightrelatingtoanycombination, machine, orprocess

in which TI products or services are used. Information published by TI regarding third-party products or services

does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.

Use of such information may require a license from a third party under the patents or other intellectual property

of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without

alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction

of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for

such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that

product or service voids all express and any implied warranties for the associated TI product or service and

is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application

solutions:

Products

Applications

Audio

Amplifiers

amplifier.ti.com

www.ti.com/audio

Data Converters

dataconverter.ti.com

Automotive

www.ti.com/automotive

DSP

dsp.ti.com

Broadband

Digital Control

Military

www.ti.com/broadband

www.ti.com/digitalcontrol

www.ti.com/military

Interface

Logic

interface.ti.com

logic.ti.com

Power Mgmt

Microcontrollers

power.ti.com

Optical Networking

Security

www.ti.com/opticalnetwork

www.ti.com/security

www.ti.com/telephony

www.ti.com/video

microcontroller.ti.com

Telephony

Video & Imaging

Wireless

www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

型号:	PCM1798DB
Brand Name：	Texas Instruments
是否无铅：	不含铅
是否Rohs认证：	符合
生命周期：	Active
IHS 制造商：	TEXAS INSTRUMENTS INC
零件包装代码：	SSOP
包装说明：	SSOP, SSOP28,.3
针数：	28
Reach Compliance Code：	compliant
ECCN代码：	EAR99
HTS代码：	8542.39.00.01
Factory Lead Time：	6 weeks
风险等级：	0.79
转换器类型：	D/A CONVERTER
输入位码：	2'S COMPLEMENT BINARY
输入格式：	SERIAL
JESD-30 代码：	R-PDSO-G28
JESD-609代码：	e4
长度：	10.2 mm
湿度敏感等级：	1
位数：	24
功能数量：	1
端子数量：	28
最高工作温度：	85 °C
最低工作温度：	-25 °C
封装主体材料：	PLASTIC/EPOXY
封装代码：	SSOP
封装等效代码：	SSOP28,.3
封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：	260
电源：	3.3,5 V
认证状态：	Not Qualified
座面最大高度：	2 mm
子类别：	Other Converters
最大压摆率：	23 mA
标称供电电压：	5 V
表面贴装：	YES
技术：	CMOS
温度等级：	OTHER
端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：	GULL WING
端子节距：	0.65 mm
端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	5.3 mm
Base Number Matches：	1

电子百科

产品导航

产品型号PCM1798DB的概述

产品型号PCM1798DB的Datasheet PDF文件预览

PCM1798DB相关产品

PCM1798DB相关文章

IC37:专业IC行业平台